

#### Typical Applications

The HMC572 is ideal for:

- Point-to-Point and Point-to-Multi-Point Radio
- Military Radar, EW & ELINT
- Satellite Communications


#### **Features**

Conversion Gain: 8 dB Image Rejection: 20 dB 2 LO to RF Isolation: 40 dB

Noise Figure: 3.5 dB Input IP3: +5 dBm

Die Size: 2.33 x 2.37 x 0.10 mm

### **Functional Diagram**



### **General Description**

The HMC572 is a compact GaAs MMIC I/Q downconverter chip which provides a small signal conversion gain of 8 dB with a noise figure of 3.5 dB and 20 dB of image rejection across the frequency band. The device utilizes an LNA followed by an image reject mixer which is driven by an active x2 multiplier. The image reject mixer eliminates the need for a filter following the LNA, and removes thermal noise at the image frequency. I and Q mixer outputs are provided and an external 90° hybrid is needed to select the required sideband. All data shown below is taken with the chip mounted in a 50 Ohm test fixture and includes the effects of 1 mil diameter x 20 mil length bond wires on each port. This product is a much smaller alternative to hybrid style image reject mixer downconverter assemblies.

# Electrical Specifications, $T_A = +25^{\circ}$ C, IF = 100 MHz, LO = +4 dBm, Vdd = 3.5 Vdc\*


Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Frequency Range, RF	24.5 - 26.5			24 - 28			GHz
Frequency Range, LO	9 - 15.5				9 - 15.5		GHz
Frequency Range, IF	DC - 3.5			DC - 3.5			GHz
Conversion Gain (As IRM)	7	9		7	9		dB
Noise Figure		3.5			3.5		dB
Image Rejection	17	20		17	23		dB
1 dB Compression (Input)	-7	-5		-8	-6		dBm
2 LO to RF Isolation	40	43		38	45		dB
2 LO to IF Isolation	28	32		27	30		dB
IP3 (Input)	+5	+7		+3	+5		dBm
Amplitude Balance		0.3			0.7		dB
Phase Balance		5			7		Deg
Total Supply Current		125	150		125	150	mA

<sup>\*</sup>Data taken as IRM with external IF 90° hybrid




### Data Taken As IRM With External IF 90° Hybrid


#### Conversion Gain vs. Temperature




### Image Rejection vs. Temperature




#### Conversion Gain vs. LO Drive




#### **Return Loss**



#### Input P1dB vs. Temperature




#### Input IP3 vs. LO Drive






#### Quadrature Channel Data Taken Without IF 90° Hybrid


#### Isolations




#### IF Bandwidth\*




#### Amplitude Balance vs. LO Drive




Phase Balance vs. LO Drive



### Noise Figure vs. LO Drive, LO Frequency = 12 GHz



Noise Figure vs. LO Drive, IF Frequency = 100 MHz



<sup>\*</sup> Conversion gain data taken with external IF 90° hybrid, LO frequency fixed at 12 GHz and RF varied



# **Absolute Maximum Ratings**

RF	+2 dBm
LO Drive	+13 dBm
Vdd	5.5V
Channel Temperature	175°C
Continuous Pdiss (T=85°C) (derate 10.2 mW/°C above 85°C)	920 mW
Thermal Resistance (R <sub>TH</sub> ) (channel to package bottom)	98.3 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-55 to +85 °C

### **MxN Spurious Outputs**

	nLO				
mRF	0	1	2	3	4
0	xx	46	15	32	38
1	15	39	0	35	40
2	xx	xx	57	66	47
3	xx	xx	xx	xx	82
4	xx	xx	xx	xx	xx

RF = 25 GHz @ -20 dBm

LO = 12 GHz @ +4 dBm

Data taken without IF hybrid

All values in dBc below IF power level (1RF -2LO = 1 GHz)




# Die Packaging Information [1]

Standard	Alternate
GP-1	[2]

- [1] Refer to the "Packaging Information" section for die packaging dimensions.
- [2] For alternate packaging information contact Hittite Microwave Corporation.

# **Outline Drawing**



#### NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES [MM]
- 2. DIE THICKNESS IS 0.004"
- 3. BOND PAD METALIZATION: GOLD
- 4. BACKSIDE METALIZATION: GOLD
- 5. BACKSIDE METAL IS GROUND
- 6. OVERALL DIE SIZE ±0.002



# **Pad Descriptions**


Pad Number	Function	Description	Interface Schematic
1	VddRF	Power supply for RF LNA. External RF bypass capacitors are required.	VddRF ○——— —————————————————————————————————
2	VddLO2	Power supply for second stage of LO amplifier. External RF bypass capacitors are required.	VddLO2 ○ =
3	VddLO	Power supply for first stage of LO amplifier. External RF bypass capacitors are required.	VddLO ○ 
4	LO	This pad is AC coupled and matched to 50 Ohms.	ьо ०—├—
5	IF1	This pad is DC coupled for applications not requiring operation to DC. This port should be DC blocked externally using a series capacitor whose value has been	IF1,IF2 O
6	IF2	chosen to pass the necessary frequency range. For operation to DC, this pad must not source / sink more than 3 mA of current or die non - function and possible die failure will result.	¥
7	RF	This pad is AC coupled and matched to 50 Ohms.	RF ○── ├──
	GND	The backside of the die must be connected to RF/DC ground.	GND =

# **Typical Application**





# **Assembly Drawing**





### Mounting & Bonding Techniques for Millimeterwave GaAs MMICs

The die should be attached directly to the ground plane eutectically or with conductive epoxy (see HMC general Handling, Mounting, Bonding Note).

50 Ohm Microstrip transmission lines on 0.127mm (5 mil) thick alumina thin film substrates are recommended for bringing RF to and from the chip (Figure 1). If 0.254mm (10 mil) thick alumina thin film substrates must be used, the die should be raised 0.150mm (6 mils) so that the surface of the die is coplanar with the surface of the substrate. One way to accomplish this is to attach the 0.102mm (4 mil) thick die to a 0.150mm (6 mil) thick molybdenum heat spreader (moly-tab) which is then attached to the ground plane (Figure 2).

Microstrip substrates should be brought as close to the die as possible in order to minimize bond wire length. Typical die-to-substrate spacing is 0.076mm (3 mils).

#### **Handling Precautions**

Follow these precautions to avoid permanent damage.

**Storage:** All bare die are placed in either Waffle or Gel based ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.

**Cleanliness:** Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

Static Sensitivity: Follow ESD precautions to protect against ESD strikes.

**Transients:** Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pick-up.

**General Handling:** Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip has fragile air bridges and should not be touched with vacuum collet, tweezers, or fingers.

#### Mounting


The chip is back-metallized and can be die mounted with AuSn eutectic preforms or with electrically conductive epoxy. The mounting surface should be clean and flat.


**Eutectic Die Attach:** A 80/20 gold tin preform is recommended with a work surface temperature of 255 °C and a tool temperature of 265 °C. When hot 90/10 nitrogen/hydrogen gas is applied, tool tip temperature should be 290 °C. DO NOT expose the chip to a temperature greater than 320 °C for more than 20 seconds. No more than 3 seconds of scrubbing should be required for

**Epoxy Die Attach:** Apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip once it is placed into position. Cure epoxy per the manufacturer's schedule.

#### Wire Bonding

Ball or wedge bond with 0.025 mm (1 mil) diameter pure gold wire is recommended. Thermosonic wirebonding with a nominal stage temperature of 150 °C and a ball bonding force of 40 to 50 grams or wedge bonding force of 18 to 22 grams is recommended. Use the minimum level of ultrasonic energy to achieve reliable wirebonds. Wirebonds should be started on the chip and terminated on the package or substrate. All bonds should be as short as possible <0.31 mm (12 mils).







Notes: