



One Megabit per Second Triple Digital Isolators

FEATURES

- 1-Mbps Signaling Rate
 - Low Channel-to-Channel Output Skew; 1 ns max
 - Low Pulse-Width Distortion (PWD); 2 ns max
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Working Voltage (see application note [SLLA197](#) and [Figure 10](#))
- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IE 61010-1 and CSA Approved
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies

- High Electromagnetic Immunity (see application note [SLLA181](#))
- –40°C to 125°C Operating Range

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

DESCRIPTION


The ISO7230A and ISO7231A are triple-channel digital isolators each with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7230 triple-channel device has all three channels in the same direction while the ISO7231 has two channels in one direction and one channel in opposition. These devices have an active-high output enable that when driven to a low level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

The ISO7230A and ISO7231A have TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

In each device a periodic update pulse is sent across the isolation barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (Contact TI for a logic low failsafe option).

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS. These devices are characterized for operation over the ambient temperature range of –40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION DIAGRAM




Table 1. Device Function Table ISO723x ⁽¹⁾

| V_{CC1} | V_{CC2} | INPUT (IN) | OUTPUT ENABLE (EN) | OUTPUT (OUT) |
|-----------|-----------|------------|--------------------|--------------|
| PU | PU | H | H or Open | H |
| | | L | H or Open | L |
| | | X | L | Z |
| | | Open | H or Open | H |
| PD | PU | X | H or Open | H |
| PD | PU | X | L | Z |

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level

AVAILABLE OPTIONS

| PRODUCT | SIGNALING RATE | INPUT THRESHOLD | CHANNEL CONFIGURATION | MARKED AS | ORDERING NUMBER ⁽¹⁾ |
|------------|----------------|-----------------------------------|-----------------------|-----------|--------------------------------|
| ISO7230ADW | 1 Mbps | ~1.5 V (TTL) (CMOS compatible) | 3/0 | ISO7230A | ISO7230ADW (rail) |
| | | | | | ISO7230ADWR (reel) |
| ISO7231ADW | 1 Mbps | ~1.5 V (TTL) (CMOS compatible) | 2/1 | ISO7231A | ISO7231ADW (rail) |
| | | | | | ISO7231ADWR (reel) |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | | | | VALUE | UNIT |
|----------|-------------------------------------------------------|------------------------------------|------------------------------------------|-----------|------|
| V_{CC} | Supply voltage ⁽²⁾ , V_{CC1} , V_{CC2} | | | –0.5 to 6 | V |
| V_I | Voltage at IN, OUT, EN | | | –0.5 to 6 | V |
| I_O | Output current | | | ±15 | mA |
| ESD | Electrostatic discharge | Human Body Model | JEDEC Standard 22, Test Method A114-C.01 | ±4 | kV |
| | | Field-Induced-Charged Device Model | JEDEC Standard 22, Test Method C101 | ±1 | |
| | | Machine Model | ANSI/ESDS5.2-1996 | ±200 | V |
| T_J | Maximum junction temperature | | | 170 | °C |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------------------------------------------------------------------------|------|---------------------|-----------------|------|
| V _{CC} | Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2} | 3.15 | | 5.5 | V |
| I _{OH} | High-level output current | | | 4 | mA |
| I _{OL} | Low-level output current | −4 | | | mA |
| t _{ui} | Input pulse width | 1 | | | μs |
| 1/t _{ui} | Signaling rate | 0 | 1500 ⁽²⁾ | 1000 | kbps |
| V _{IH} | High-level input voltage (IN) (EN on all devices) | 2 | | V _{CC} | V |
| V _{IL} | Low-level input voltage (IN) (EN on all devices) | 0 | | 0.8 | |
| T _J | Junction temperature | | | 150 | °C |
| H | External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification | | | 1000 | A/m |

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.
- (2) Typical signalling rate under ideal conditions at 25°C.

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--------------------------------|-----------|----------------------------------------------------------------------------------------------------------------|-----------------------|-----|-----|-------|
| SUPPLY CURRENT | | | | | | | |
| I _{CC1} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V | | 1 | 3 | mA |
| | | 1 Mbps | | | 1 | 3 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | 6.5 | 11 | mA |
| | | 1 Mbps | | | 6.5 | 11 | |
| I _{CC2} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V | | 15 | 22 | mA |
| | | 1 Mbps | | | 16 | 22 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | 13 | 20 | mA |
| | | 1 Mbps | | | 13 | 20 | |
| ELECTRICAL CHARACTERISTICS | | | | | | | |
| I _{OFF} | Sleep mode output current | | EN at V _{CC} , Single channel | | 0 | | μA |
| V _{OH} | High-level output voltage | | I _{OH} = −4 mA, See Figure 1 | V _{CC} − 0.8 | | | V |
| | | | I _{OH} = −20 μA, See Figure 1 | V _{CC} − 0.1 | | | |
| V _{OL} | Low-level output voltage | | I _{OL} = 4 mA, See Figure 1 | | | 0.4 | V |
| | | | I _{OL} = 20 μA, See Figure 1 | | | 0.1 | |
| V _{I(HYS)} | Input voltage hysteresis | | | 150 | | | mV |
| I _{IH} | High-level input current | | IN from 0 V to V _{CC} | | | 10 | μA |
| I _{IL} | Low-level input current | | | −10 | | | |
| C _I | Input capacitance to ground | | IN at V _{CC} , V _I = 0.4 sin (4E6πt) | 2 | | | pF |
| CMTI | Common-mode transient immunity | | V _I = V _{CC} or 0 V, See Figure 4 | 25 | 50 | | kV/μs |

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|-------------------------------------------------------------|------------------------------|-----|-----|-----|---------|
| t_{PLH} , t_{PHL} | Propagation delay | See Figure 1 | 40 | | 95 | ns |
| PWD | Pulse-width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $ | | | | 10 | |
| $t_{sk(o)}$ | Channel-to-channel output skew ⁽²⁾ | | | 0 | 2 | ns |
| t_r | Output signal rise time | See Figure 1 | | 2 | | ns |
| t_f | Output signal fall time | | | 2 | | |
| t_{PHZ} | Propagation delay, high-level-to-high-impedance output | See Figure 2 | | 15 | 20 | ns |
| t_{PZH} | Propagation delay, high-impedance-to-high-level output | | | 15 | 20 | |
| t_{PLZ} | Propagation delay, low-level-to-high-impedance output | | | 15 | 20 | |
| t_{PZL} | Propagation delay, high-impedance-to-low-level output | | | 15 | 20 | |
| t_{fs} | Failsafe output delay time from input power loss | See Figure 3 | | 12 | | μs |

- (1) Also referred to as pulse skew.
(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|----------------------------|--------------------------------|-----------|----------------------------------------------------------------------------------------------------------------|--|-----------------------|-----------------------|-----|-------|
| SUPPLY CURRENT | | | | | | | | |
| I _{CC1} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V | | | 1 | 3 | mA |
| | | 1 Mbps | | | | 1 | 3 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | | 6.5 | 11 | mA |
| | | 1 Mbps | | | | 6.5 | 11 | |
| I _{CC2} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V | | | 9 | 15 | mA |
| | | 1 Mbps | | | | 9.5 | 15 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | | 8 | 12 | mA |
| | | 1 Mbps | | | | 8 | 12 | |
| ELECTRICAL CHARACTERISTICS | | | | | | | | |
| I _{OFF} | Sleep mode output current | | EN at V _{CC} , Single channel | | | 0 | | μA |
| V _{OH} | High-level output voltage | | I _{OH} = −4 mA, See Figure 1 | | ISO7230 | V _{CC} − 0.4 | | V |
| | | | | | ISO7231 (5-V side) | V _{CC} − 0.8 | | |
| | | | I _{OH} = −20 μA, See Figure 1 | | V _{CC} − 0.1 | | | |
| V _{OL} | Low-level output voltage | | I _{OL} = 4 mA, See Figure 1 | | | 0.4 | | V |
| | | | I _{OL} = 20 μA, See Figure 1 | | | 0.1 | | |
| V _{I(HYS)} | Input voltage hysteresis | | | | | 150 | | mV |
| I _{IH} | High-level input current | | IN from 0 V to V _{CC} | | | 10 | | μA |
| I _{IL} | Low-level input current | | | | | −10 | | |
| C _I | Input capacitance to ground | | IN at V _{CC} , V _I = 0.4 sin (4E6πt) | | | 2 | | pF |
| CMTI | Common-mode transient immunity | | V _I = V _{CC} or 0 V, See Figure 4 | | | 25 | 50 | kV/μs |

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|----------------------------------------------------------------------------|------------|------------------------------|-----|-----|-----|------|
| t _{PLH} , t _{PHL} | Propagation delay, low-to-high-level output | ISO723xA | See Figure 1 | 40 | | 100 | ns |
| PWD | Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH} | | | | 11 | | |
| t _{sk(o)} | Channel-to-channel output skew ⁽²⁾ | ISO723xA/C | | | 0 | 2.5 | ns |
| t _r | Output signal rise time | | See Figure 1 | | 2 | | ns |
| t _f | Output signal fall time | | | | 2 | | |
| t _{PHZ} | Propagation delay, high-level-to-high-impedance output | | See Figure 2 | | 15 | 20 | ns |
| t _{PZH} | Propagation delay, high-impedance-to-high-level output | | | | 15 | 20 | |
| t _{PLZ} | Propagation delay, low-level-to-high-impedance output | | | | 15 | 20 | |
| t _{PZL} | Propagation delay, high-impedance-to-low-level output | | | | 15 | 20 | |
| t _{fs} | Failsafe output delay time from input power loss | | See Figure 3 | | 18 | | μs |

- (1) Also known as pulse skew
(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|----------------------------|--------------------------------|-----------|----------------------------------------------------------------------------------------------------------------|--|-----------------------|-----------------------|-----|-------|
| SUPPLY CURRENT | | | | | | | | |
| I _{CC1} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V | | 0.5 | | 1 | mA |
| | | 1 Mbps | | | 1 | | 2 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | 4.5 | | 7 | mA |
| | | 1 Mbps | | | 4.5 | | 7 | |
| I _{CC2} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V | | 15 | | 22 | mA |
| | | 1 Mbps | | | 16 | | 22 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | 13 | | 20 | mA |
| | | 1 Mbps | | | 13 | | 20 | |
| ELECTRICAL CHARACTERISTICS | | | | | | | | |
| I _{OFF} | Sleep mode output current | | EN at V _{CC} , Single channel | | | 0 | | μA |
| V _{OH} | High-level output voltage | | I _{OH} = −4 mA, See Figure 1 | | ISO7230 | V _{CC} − 0.4 | | V |
| | | | | | ISO7231 (5-V side) | V _{CC} − 0.8 | | |
| | | | I _{OH} = −20 μA, See Figure 1 | | V _{CC} − 0.1 | | | |
| V _{OL} | Low-level output voltage | | I _{OL} = 4 mA, See Figure 1 | | | 0.4 | | V |
| | | | I _{OL} = 20 μA, See Figure 1 | | | 0.1 | | |
| V _{I(HYS)} | Input voltage hysteresis | | | | | 150 | | mV |
| I _{IH} | High-level input current | | IN from 0 V to V _{CC} | | | 10 | | μA |
| I _{IL} | Low-level input current | | | | | −10 | | |
| C _I | Input capacitance to ground | | IN at V _{CC} , V _I = 0.4 sin (4E6πt) | | | 2 | | pF |
| CMTI | Common-mode transient immunity | | V _I = V _{CC} or 0 V, See Figure 4 | | | 25 | 50 | kV/μs |

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V and V_{CC2} at 5-V OPERATION

, over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|----------------------------------------------------------------------------|----------|------------------------------|-----|-----|-----|------|
| t _{PLH} , t _{PHL} | Propagation delay | ISO723xA | See Figure 1 | 40 | | 100 | ns |
| PWD | Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH} | | | | 11 | | |
| t _{sk(o)} | Channel-to-channel output skew ⁽²⁾ | ISO723xA | | | 0 | 2.5 | ns |
| t _r | Output signal rise time | | See Figure 1 | | 2 | | ns |
| t _f | Output signal fall time | | | | 2 | | |
| t _{PHZ} | Propagation delay, high-level-to-high-impedance output | | See Figure 2 | | 15 | 20 | ns |
| t _{PZH} | Propagation delay, high-impedance-to-high-level output | | | | 15 | 20 | |
| t _{PLZ} | Propagation delay, low-level-to-high-impedance output | | | | 15 | 20 | |
| t _{PZL} | Propagation delay, high-impedance-to-low-level output | | | | 15 | 20 | |
| t _{is} | Failsafe output delay time from input power loss | | See Figure 3 | | 12 | | μs |

- (1) Also known as pulse skew
(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 V⁽¹⁾ OPERATION

, over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--------------------------------|-----------|----------------------------------------------------------------------------------------------------------------|-----|-----------------------|-----|-------|
| SUPPLY CURRENT | | | | | | | |
| I _{CC1} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, all channels, no load, EN ₂ at 3 V | | 0.5 | 1 | mA |
| | | 1 Mbps | | | 1 | 2 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | 4.5 | 7 | mA |
| | | 1 Mbps | | | 4.5 | 7 | |
| I _{CC2} | ISO7230A | Quiescent | V _I = V _{CC} or 0 V, all channels, no load, EN ₂ at 3 V | | 9 | 15 | mA |
| | | 1 Mbps | | | 9.5 | 15 | |
| | ISO7231A | Quiescent | V _I = V _{CC} or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V | | 8 | 12 | mA |
| | | 1 Mbps | | | 8 | 12 | |
| ELECTRICAL CHARACTERISTICS | | | | | | | |
| I _{OFF} | Sleep mode output current | | EN at V _{CC} , single channel | | 0 | | μA |
| V _{OH} | High-level output voltage | | I _{OH} = −4 mA, See Figure 1 | | V _{CC} − 0.4 | | V |
| | | | I _{OH} = −20 μA, See Figure 1 | | V _{CC} − 0.1 | | |
| V _{OL} | Low-level output voltage | | I _{OL} = 4 mA, See Figure 1 | | 0.4 | | V |
| | | | I _{OL} = 20 μA, See Figure 1 | | 0.1 | | |
| V _{I(HYS)} | Input voltage hysteresis | | | | 150 | | mV |
| I _{IH} | High-level input current | | IN from 0 V or V _{CC} | | 10 | | μA |
| I _{IL} | Low-level input current | | | | −10 | | |
| C _I | Input capacitance to ground | | IN at V _{CC} , V _I = 0.4 sin (4E6πt) | | 2 | | pF |
| CMTI | Common-mode transient immunity | | V _I = V _{CC} or 0 V, See Figure 4 | | 25 | 50 | kV/μs |

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.


SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|-------------------------------------------------------------|--------------|-----------------|-----|-----|-----|---------|
| t_{PLH} , t_{PHL} | Propagation delay | ISO723xA | See Figure 1 | 45 | | 110 | ns |
| PWD | Pulse-width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $ | | | | | 12 | |
| $t_{sk(o)}$ | Channel-to-channel output skew ⁽²⁾ | ISO723xA | | | 0 | 3 | ns |
| t_r | Output signal rise time | See Figure 1 | | | 2 | | ns |
| t_f | Output signal fall time | | | | 2 | | |
| t_{PHZ} | Propagation delay, high-level-to-high-impedance output | See Figure 2 | | | 15 | 20 | ns |
| t_{PZH} | Propagation delay, high-impedance-to-high-level output | | | | 15 | 20 | |
| t_{PLZ} | Propagation delay, low-level-to-high-impedance output | | | | 15 | 20 | |
| t_{PZL} | Propagation delay, high-impedance-to-low-level output | | | | 15 | 20 | |
| t_{fs} | Failsafe output delay time from input power loss | See Figure 3 | | | 18 | | μ s |


- (1) Also referred to as pulse skew.
(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

PARAMETER MEASUREMENT INFORMATION



- The input pulse is supplied by a generator having the following characteristics: $PRR \leq 50$ kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$.
- $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



- The input pulse is supplied by a generator having the following characteristics: $PRR \leq 50$ kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$.
- $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform

PARAMETER MEASUREMENT INFORMATION (continued)



- The input pulse is supplied by a generator having the following characteristics: $\text{PRR} \leq 50 \text{ kHz}$, 50% duty cycle, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$, $Z_O = 50 \Omega$.
- $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- The input pulse is supplied by a generator having the following characteristics: $\text{PRR} \leq 50 \text{ kHz}$, 50% duty cycle, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$, $Z_O = 50 \Omega$.
- $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform

DEVICE INFORMATION

PACKAGE CHARACTERISTICS


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------------------|-----|------|
| L(I01) Minimum air gap (Clearance) | Shortest terminal-to-terminal distance through air | 7.7 | | | mm |
| L(I02) Minimum external tracking (Creepage) | Shortest terminal-to-terminal distance across the package surface | 8.1 | | | mm |
| Minimum Internal Gap (Internal Clearance) | Distance through the insulation | 0.008 | | | mm |
| R _{IO} Isolation resistance | Input to output, V _{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T _A < 100°C | | >10 ¹² | | Ω |
| | Input to output, V _{IO} = 500 V, 100°C ≤ T _A ≤ T _A max | | >10 ¹¹ | | Ω |
| C _{IO} Barrier capacitance Input to output | V _I = 0.4 sin (4E6πt) | | 2 | | pF |
| C _I Input capacitance to ground | V _I = 0.4 sin (4E6πt) | | 2 | | pF |

REGULATORY INFORMATION

| VDE | CSA | UL |
|--------------------------------------|------------------------------------------------|--------------------------------------------------------------------|
| Certified according to IEC 60747-5-2 | Approved under CSA Component Acceptance Notice | Recognized under 1577 Component Recognition Program ⁽¹⁾ |
| File Number: 40016131 | File Number: 1698195 | File Number: E181974 |

(1) Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577.

DEVICE I/O SCHEMATICS



THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| θ_{JA} | Junction-to-air | Low-K Thermal Resistance ⁽¹⁾ | | 168 | | °C/W |
| | | High-K Thermal Resistance | | 96.1 | | |
| θ_{JB} | Junction-to-Board Thermal Resistance | | | 61 | | °C/W |
| θ_{JC} | Junction-to-Case Thermal Resistance | | | 48 | | °C/W |
| P_D | Device Power Dissipation | $V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, Input a 50% duty cycle square wave | | | 220 | mW |

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

TYPICAL CHARACTERISTIC CURVES




Figure 5.




Figure 6.




Figure 7.




Figure 8.

APPLICATION INFORMATION




Figure 9. Typical ISO7230 Application Circuit

LIFE EXPECTANCY vs WORKING VOLTAGE




Figure 10. Time Dependant Dielectric Breakdown Testing Results

PRODUCT NOTIFICATION

An ISO723xA anomaly occurs when a negative-going pulse below the specified 1 μ s minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1 μ s period.

Positive noise edges in pulses of less than the minimum specified 1 μ s have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO723xA performance, it is recommended that an appropriately sized capacitor be placed on each input of the device




Figure 11. ISO723xA Anomaly

TAPE AND REEL INFORMATION



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ISO7230ADWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.9 | 10.78 | 3.0 | 12.0 | 16.0 | Q1 |
| ISO7231ADWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.9 | 10.78 | 3.0 | 12.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ISO7230ADWR | SOIC | DW | 16 | 2000 | 358.0 | 335.0 | 35.0 |
| ISO7231ADWR | SOIC | DW | 16 | 2000 | 358.0 | 335.0 | 35.0 |

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



4040000-2/F 06/2004

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|-----------------------------|--------------------------------------------------------------------|
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf |

Applications

| | |
|--------------------|--------------------------------------------------------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated