www.ti.com

# 150-mA, Low-Dropout Regulator with Foldback Current Limit for Portable Devices

Check for Samples: TLV717xx, TLV717xxP


## **FEATURES**

- Very Low Dropout: 215 mV at 150 mA
- Accuracy: 0.5% (typical)
- Low I<sub>O</sub>: 35 μA
- Available in Fixed-Output Voltages: 1.2 V to 5.0 V<sup>(1)</sup>
- High PSRR:
  - 70 dB at 1 kHz
  - 50 dB at 1 MHz
- Stable with Effective Output Capacitance: 0.1 μF<sup>(2)</sup>
- Foldback Current Limit
- Package: 1-mm x 1-mm DQN
- (1) See the Package Option Addendum at the end of this document for a complete list of available voltage options.
- (2) See the Input and Output Capacitor Requirements section in the Application Information for more details.

#### **APPLICATIONS**

- Wireless Handsets, Smart Phones, PDAs
- MP3 Players
- Other Hand-Held Products

TLV717xx 1-mm x 1-mm DQN (Bottom View)



### DESCRIPTION


The TLV717xx series of low-dropout (LDO) linear regulators are low quiescent current LDOs with excellent line and load transient performance and are designed for power-sensitive applications. These devices provide a typical accuracy of 0.5%.

The TLV717xx series offer current foldback that throttles down the output current with a decrease in load resistance. The typical value at which current foldback initiates is 350 mA; the typical value of the output short current limit value is 40 mA.

Furthermore, these devices are stable with an effective output capacitance of only 0.1  $\mu$ F. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.

The TLV717xx series is available in a 1-mm × 1-mm DQN package that makes them ideal for hand-held applications. The TLV717xxP provides an active pull-down circuit to quickly discharge output loads.

## **Typical Application Circuit**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION<sup>(1)</sup>

| PRODUCT                  | V <sub>OUT</sub>   |
|--------------------------|--|
| TLV717 <b>xx(x)Pyyyz</b> | <ul> <li>XX(X) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 475 = 4.75 V).</li> <li>P is optional; devices with P have an LDO regulator with an active output discharge.</li> <li>YYY is the package designator.</li> <li>Z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul> |

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

# ABSOLUTE MAXIMUM RATINGS(1)

At  $T_J = -25$ °C, unless otherwise noted. All voltages are with respect to GND.

|   |  | VALUE     |                       |      |  |  |  |
|---|--|-----------|-----------------------|------|--|--|--|
|   |  | MIN       | MAX                   | UNIT |  |  |  |
|   | Input range, V <sub>IN</sub>             | -0.3      | 6.0                   | V    |  |  |  |
| Voltage   | Enable range, V <sub>EN</sub>            | -0.3      | V <sub>IN</sub> + 0.3 | V    |  |  |  |
|   | Output range, V <sub>OUT</sub>           | -0.3      | 6.0                   | V    |  |  |  |
| Current   | Maximum output, I <sub>OUT</sub>         | Int       | Internally limited    |      |  |  |  |
| Output short-circuit duration                         | ·  |           | Indefinite            |      |  |  |  |
| Continuous total power dissipation, $P_{\text{DISS}}$ |  | See There | mal Information t     | able |  |  |  |
| Townsesture   | Junction range, T <sub>J</sub>           | -55       | +150                  | °C   |  |  |  |
| Temperature   | Storage junction range, T <sub>stg</sub> | -55       | +150                  | °C   |  |  |  |
| Floatroatatia disabarga (FCD) rationa                 | Human body model (HBM)                   |           | 2000                  | V    |  |  |  |
| Electrostatic discharge (ESD) ratings                 | Charged device model (CDM)               |           | 500                   | V    |  |  |  |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

### THERMAL INFORMATION

|                         | <b>"</b>                                     | TLV717xx<br>TLV717xxP |       |  |
|-------------------------|--|-----------------------|-------|--|
|                         | THERMAL METRIC <sup>(1)</sup>                | DQN                   | UNITS |  |
|                         |  | 4 PINS                |       |  |
| $\theta_{JA}$           | Junction-to-ambient thermal resistance       | 393.3                 |       |  |
| $\theta_{JC(top)}$      | Junction-to-case(top) thermal resistance     | 140.3                 |       |  |
| $\theta_{JB}$           | Junction-to-board thermal resistance         | 330                   | °C/W  |  |
| Ψлт                     | Junction-to-top characterization parameter   | 6.5                   | ·C/VV |  |
| Ψјв                     | Junction-to-board characterization parameter | 329                   |       |  |
| θ <sub>JC(bottom)</sub> | Junction-to-case(bottom) thermal resistance  | 147.5                 |       |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2011–2012, Texas Instruments Incorporated



# **ELECTRICAL CHARACTERISTICS**


At operating temperature range ( $T_A = -40$ °C to +85°C),  $T_A = +25$ °C,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or 1.7 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1$  µF, unless otherwise noted.

|                        |                                     |  |  | 7    | TLV717 |                 |                   |
|------------------------|-------------------------------------|--|--|------|--------|-----------------|-------------------|
| P                      | PARAMETER                           | TEST CON   | DITIONS  | MIN  | TYP    | MAX             | UNIT              |
| V <sub>IN</sub>        | Input voltage range                 |  |  | 1.7  |        | 5.5             | V                 |
| V <sub>OUT</sub>       | Output voltage range                |  |  | 1.2  |        | 5.0             | V                 |
| I <sub>OUT</sub>       | Output current                      |  |  | 150  |        |                 | mA                |
|                        |                                     | T <sub>A</sub> = +25°C   |  |      | 0.5    |                 | %                 |
|                        | DC output accuracy                  | V <sub>OUT</sub> ≥ 1.2 V, -40°C ≤ T <sub>A</sub> ≤                             | +85°C  | -1.5 |        | +1.5            | %                 |
|                        |                                     | V <sub>OUT</sub> ≤ 1.2 V   |  |      |        | 25              | mV                |
| $\Delta V_{O}/V_{IN}$  | Line regulation                     | $V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$                    |  |      | 1      | 5               | mV                |
| $\Delta V_{O}/I_{OUT}$ | Load regulation                     | 0 mA ≤ I <sub>OUT</sub> ≤ 150 mA   |  |      | 10     | 20              | mV                |
|                        |                                     |  | 1.2 V ≤ V <sub>OUT</sub> < 1.5 V                   |      | 330    | 500             | mV                |
| $V_{DO}$               | Dropout voltage                     | $V_{IN} = 0.98 \times V_{OUT(NOM)},$<br>$I_{OUT} = 150 \text{ mA}$             | 1.5 V ≤ V <sub>OUT</sub> < 1.8 V                   |      | 330    | 450             | mV                |
|                        |                                     | 1001 - 130 1114  | 1.8 V ≤ V <sub>OUT</sub> ≤ 5.0 V                   |      | 215    | 350             | mV                |
| I <sub>GND</sub>       | Ground pin current                  | I <sub>OUT</sub> = 0 mA  |  | 35   | 55     | μΑ              |                   |
| I <sub>SHDN</sub>      | Shutdown current                    | $V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le 4$                     | 1.5 V  |      | 0.1    | 0.5             | μΑ                |
|                        | Power-supply rejection ratio        |  | f = 10 Hz  |      | 70     |                 | dB                |
|                        |                                     | V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 2.8 V,<br>I <sub>OUT</sub> = 30 mA | f = 100 Hz   |      | 70     |                 | dB                |
| PSRR                   |                                     |  | f = 1 kHz  |      | 65     |                 | dB                |
|                        | rejection ratio                     | 1001 = 30 1114   | f = 10 kHz   |      | 60     |                 | dB                |
|                        |                                     |  | f = 100 kHz  |      | 43     |                 | dB                |
| V <sub>NOISE</sub>     | Output noise voltage                | BW = 100 Hz to 100 kHz, V<br>I <sub>OUT</sub> = 10 mA                          | V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V, |      | 55     |                 | μV <sub>RMS</sub> |
| t <sub>STR</sub>       | Startup time                        | $C_{OUT} = 1.0  \mu F,  I_{OUT} = 150  r$                                      | mA   |      | 100    |                 | μs                |
| I <sub>SC</sub>        | Short current limit                 | $V_{IN} = min (V_{OUT(NOM)} + 1 V,$  | 5.5 V), V <sub>OUT</sub> = 0 V                     |      | 40     |                 | mA                |
| V <sub>HI</sub>        | Enable high (enabled)               | . ,  |  | 0.9  |        | V <sub>IN</sub> | V                 |
| $V_{LO}$               | Enable low (disabled)               |  |  | 0    |        | 0.4             | V                 |
| I <sub>EN</sub>        | EN pin current                      | EN = 5.5 V   |  |      | 0.01   |                 | μA                |
| R <sub>PULLDOWN</sub>  | Pull-down resistor (TLV717xxP only) |  |  |      | 120    |                 | Ω                 |
| UVLO                   | Undervoltage lockout                | V <sub>IN</sub> rising   |  |      | 1.6    |                 | V                 |




## **PIN CONFIGURATION**

DQN PACKAGE 1-mm × 1-mm TBD (Top View)



DQN PACKAGE 1-mm × 1-mm TBD (Bottom View)



## **PIN DESCRIPTIONS**

| PI          | N   |   |
|-------------|-----|---|
| NAME        | NO. | DESCRIPTION   |
| EN          | 3   | Enable pin. Driving EN over 1.2 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.   |
| GND         | 2   | Ground pin  |
| IN          | 4   | Input pin. A small capacitor is recommended from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> section in the <i>Application Information</i> for more details.                                 |
| OUT         | 1   | Regulated output voltage pin. A small 1-µF ceramic capacitor is recommended from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> section in the <i>Application Information</i> for more details. |
| Thermal pad | _   | It is recommended to connect this pin to GND for improved thermal performance.  |



# **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. TLV717xx Block Diagram






Figure 2. TLV717xxP Block Diagram





## TYPICAL CHARACTERISTICS


At operating temperature range (T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C), T<sub>A</sub> =  $+25^{\circ}$ C, V<sub>IN</sub> = V<sub>OUT(NOM)</sub> + 0.5 V or 1.7 V (whichever is greater), I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = V<sub>IN</sub>, and C<sub>OUT</sub> = 1  $\mu$ F, unless otherwise noted.




















# **TYPICAL CHARACTERISTICS (continued)**


At operating temperature range ( $T_A = -40^{\circ}C$  to +85°C),  $T_A = +25^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or 1.7 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1$   $\mu$ F, unless otherwise noted.














10M

G014



# **TYPICAL CHARACTERISTICS (continued)**

0.01

0

10


1.2


2.8

100

5

At operating temperature range ( $T_A = -40^{\circ}C$  to +85°C),  $T_A = +25^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or 1.7 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1$   $\mu$ F, unless otherwise noted.





Frequency (Hz) Figure 16.

10k

100k

Submit Documentation Feedback



#### **APPLICATION INFORMATION**

The TLV717xx belongs to a new family of next-generation value low-dropout (LDO) regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little  $(V_{IN} - V_{OUT})$  headroom, make this family of devices ideal for RF portable applications.

This family of regulators offers current foldback. Device operating junction temperature is -40°C to +125°C.

### INPUT AND OUTPUT CAPACITOR REQUIREMENTS

X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. The TLV717xx is designed to be stable with an effective capacitance of 0.1 μF or larger at the output, though a 1-μF ceramic capacitor is recommended for typical applications. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 μF. This effective capacitance refers to the capacitance that the LDO detects under operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with 0.1-μF effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications. Note that using a 0.1-μF rated capacitor at the LDO output does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1 μF. Maximum ESR should be less than 200 mΩ.

Although an input capacitor is not required for stability, it is good analog design practice to connect a  $0.1-\mu F$  to  $1.0-\mu F$ , low ESR capacitor across the IN and GND pins of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than  $2 \Omega$ , a  $0.1-\mu F$  input capacitor may be necessary to ensure stability.

## BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection should be connected directly to the device GND pin. High ESR capacitors may degrade PSRR performance.

#### INTERNAL CURRENT LIMIT

The TLV717xx has an internal foldback current limit that helps to protect the regulator during fault conditions. The current supplied by the device is gradually throttled down as the output voltage decreases. When the output is shorted, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is  $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ . The advantage of foldback current limit is that the  $I_{LIMIT}$  value is less than the fixed current limit. Therefore, the power that the PMOS pass transistor dissipates  $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$  is much less.

The TLV717xx PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

### **SHUTDOWN**

The enable pin (EN) is active high. The device is enabled when the voltage at the EN pin goes above 0.9 V. This relatively lower voltage value required to turn the LDO on can be exploited to power the LDO with a GPIO of recent processors whose GPIO logic 1 voltage level is lower than traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the IN pin.

Submit Documentation Feedback



#### DROPOUT VOLTAGE

The TLV717xx uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN}-V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN}-V_{OUT})$  approaches dropout.

## TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

# **UNDERVOLTAGE LOCKOUT (UVLO)**

The TLV717xx uses an undervoltage lockout circuit (UVLO = 1.6 V) to keep the output shut off until the internal circuitry operates properly.

## **POWER DISSIPATION**

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to ambient air. Performance data for JEDEC-low and high-K boards are given in the Thermal Information table. Using heavier copper increases the effectiveness in removing heat from the device. The addition, plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P<sub>D</sub>) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} \tag{1}$$







# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI | hanges from Original (October 2011) to Revision A               | Page | е |
|----|---|------|---|
| •  | Changed document status from Product Preview to Production Data |      | 1 |



6-Jun-2012

# **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TLV71712PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71712PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71713PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71713PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71715PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71715PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71718PDBVR    | PREVIEW    | SOT-23       | DBV                | 5    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71718PDBVT    | PREVIEW    | SOT-23       | DBV                | 5    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71718PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71718PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71725PDBVR    | PREVIEW    | SOT-23       | DBV                | 5    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71725PDBVT    | PREVIEW    | SOT-23       | DBV                | 5    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71725PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV71725PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV717285PDQNT   | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| TLV717285PQNR    | PREVIEW    | X2SON        | DQN                | 5    | 3000        | TBD                        | Call TI              | Call TI                      |                             |
| TLV71728PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |





6-Jun-2012

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish            | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|---------------------------------|------------------------------|-----------------------------|
| TLV71728PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71730PDBVR    | PREVIEW    | SOT-23       | DBV                | 5    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71730PDBVT    | PREVIEW    | SOT-23       | DBV                | 5    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71730PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71730PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | HS CU NIPDAU Level-1-260C-UNLIM |                              |                             |
| TLV71733PDBVR    | PREVIEW    | SOT-23       | DBV                | 5    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71733PDBVT    | PREVIEW    | SOT-23       | DBV                | 5    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71733PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71733PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71736PDBVR    | PREVIEW    | SOT-23       | DBV                | 5    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71736PDBVT    | PREVIEW    | SOT-23       | DBV                | 5    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71736PDQNR    | ACTIVE     | X2SON        | DQN                | 4    | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |
| TLV71736PDQNT    | ACTIVE     | X2SON        | DQN                | 4    | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                       | Level-1-260C-UNLIM           |                             |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

6-Jun-2012

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 16-Jun-2012

# TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**



## **TAPE DIMENSIONS**



| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

# TAPE AND REEL INFORMATION


#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV71712PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71712PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71712PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71712PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71713PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71713PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71713PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71713PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71715PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71715PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71715PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71715PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71718PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71718PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71718PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71718PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71725PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71725PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Jun-2012

| Device         | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV71725PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71725PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV717285PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV717285PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71728PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71728PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71728PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71728PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71730PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71730PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71730PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71730PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71733PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71733PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71733PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71733PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71736PDQNR  | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV71736PDQNT  | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |



\*All dimensions are nominal



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Jun-2012

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV71712PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71712PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71712PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71712PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71713PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71713PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71713PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71713PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71715PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71715PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71715PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71715PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71718PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71718PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71718PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71718PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71725PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71725PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71725PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71725PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV717285PDQNT | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV717285PDQNT | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71728PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71728PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71728PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71728PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71730PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71730PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71730PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71730PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71733PDQNR  | X2SON        | DQN             | 4    | 3000 | 202.0       | 201.0      | 28.0        |
| TLV71733PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71733PDQNT  | X2SON        | DQN             | 4    | 250  | 202.0       | 201.0      | 28.0        |
| TLV71733PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |
| TLV71736PDQNR  | X2SON        | DQN             | 4    | 3000 | 180.0       | 180.0      | 30.0        |
| TLV71736PDQNT  | X2SON        | DQN             | 4    | 250  | 180.0       | 180.0      | 30.0        |

# DBV (R-PDSO-G5)


# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-178 Variation AA.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# DQN (S-PX2SON-N4)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4210393-2/E 04/12

NOTE: All linear dimensions are in millimeters



DQN (S-PX2SON-N4)

# PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



# DQN (S-PX2SON-N4)


## PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4210393-3/E 04/12

NOTE: All linear dimensions are in millimeters



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

Wireless Connectivity

#### Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com