ETR0204_001

2-Channel Voltage Detectors

■GENERAL DESCRIPTION

The XC612 series consist of 2 voltage detectors, in 1 mini-molded, SOT-25 package.

The series provides accuracy and low power consumption through CMOS processing and laser trimming and consists of a highly accurate voltage reference source, 2 comparators, hysteresis and output driver circuits.

The input (VIN1) for voltage detector 1 (VD1) dually functions as the power supply pin for both detector 1 (VD1) and detector 2 (VD2).

■APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

■FEATURES

Highly Accurate : Setting voltage accuracy ±2%

Low Power Consumption : $2.0 \mu A(TYP.)$

100mV steps. Detector's voltages can

be set-up independently

Conditionaly;

XC612N: VDET1>VDET2

XC612D. XC612E: VDET1≥VDET2.


VDET1<VDET2

CMOS Low Power Consumption 2 Voltage Detectors Built-in

Small Package : SOT-25 (150mW) mini-mold

* CMOS Output is under development


■TYPICAL APPLICATION CRICUIT




VDET1: CMOS, VDET2: N-ch Open drain

■TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs. Input Voltae



■PIN CONFIGURATION



■PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION	
1	VDET1	Voltage Detector 1 Output	
2	VIN1	Detector 1 Input, Power Supply	
3	Vss	Ground	
4	VIN2	Voltage Detector 2 Input	
5	VDET2	Voltage Detector 2 Output	

■PRODUCT CLASSIFICATION

Selection Guide

TYPE	VDET1	VDET2
XC612N	N-ch Open Drain	N-ch Open Drain
XC612D	N-ch Open Drain	CMOS
XC612E	CMOS	N-ch Open Drain


Ordering Information

XC6121234567


DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
		N	: VDET1/VDET2: N-ch open drain
①	Output Configuration	D	: VDET1: N-ch open drain, VDET2: CMOS
		E	: VDET1: CMOS, VDET2: N-ch open drain
23	Detect Voltage 1 (VDET1)	15~50	: VDET1: 2.5V→②25
45	Detect Voltage 2 (VDET2)	15~50	: VDET2: 3.3V→③33
6	Package	М	: SOT-25 (SOT-23-5)
7	Device Orientation	R	: Embossed tape, standard feed
		L	: Embossed tape, reverse feed

■BLOCK DIAGRAMS


XC612N Series



XC612D Series



XC612E Series



■ ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PAF	PARAMETER SYMBOL RATINGS		SYMBOL RATINGS	
Input Voltage	V _D 1	VIN1	12.0	V
input voitage	VD 2	VIN2	12.0	V
	VD 1 (N-ch open drain)	VVDET1	Vss – 0.3 ~ 12.0	V
Output Voltage	VD 1 (CMOS)	VVDETT	Vss - 0.3 ~ Vin1 + 0.3	V
Output Voltage	VD 2 (N-ch open drain)	VVDET2	Vss – 0.3 ~ 12.0	V
	VD 2 (CMOS)	V VDE12	Vss - 0.3 ~ Vin1 + 0.3	V
Output Current	V _D 1	IVDET1	50	mA
Output Current	VD 2	IVDET2	50	mA
Power Dissipation		Pd	150	mW
Operating Temperature Range		Topr	- 30 ~ + 80	°C
Storage Temperature Range		Tstg	- 40 ~ + 125	°C

■ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUITS			
Detect Voltage (VDET1) (*1)	VDF1	Voltage when VDET1 changes from H to L following a reduction of VIN1		VDF1 x 0.98	VDF1	VDF1 x 1.02	V	1			
Detect Voltage (VDET2) (*1)	VDF2	Voltage when VDET2 cha H to L following a reduct	•	VDF2 x 0.98	VDF2	VDF2 x 1.02	V	1			
Hysteresis Range 1	VHYS1	Voltage (VDR1) - VDF1 when from L to H following an inc		VDF1(T) x 0.02	VDF1(T) x 0.05	VDF1(T) x 0.08	٧	1			
Hysteresis Range 2	VHYS2	Voltage (VDR2) - VDF2 when from L to H following an inc		VDF2(T) x 0.02	VDF2(T) x 0.05	VDF2(T) x 0.08	V	1			
		-	VIN1 = 1.5V VIN1 = 2.0V	-	1.35 1.50	3.90 4.50					
Supply Current (VIN1 Input Current)	Iss	-	VIN1 = 3.0V	-	1.95	5.10	μΑ	2			
(VIIV) Input Guirent)		-	VIN1 = 4.0V VIN1 = 5.0V	-	2.40 3.00	5.70 6.30					
		-	VIN2 = 1.5V VIN2 = 2.0V	-	0.45	1.30					
VIN2 Input Current	lin2	liN2	lin2	liN2	-	VIN2 = 3.0V VIN2 = 4.0V	-	0.65 0.80	1.70 1.90	μΑ	2
		VIN2 = 5.0V		-	1.00	2.10					
Operating Voltage	VIN1	VDF(T) = 1.5V to 6.0V		1.0	-	10	V	_			
	IVDET	-	VIN1 = 1.0V VIN1 = 2.0V	0.3 3.0	7.7	-					
0 1 10		N-ch, VDS=0.5V	VIN1 = 3.0V	5.0	10.1	-	mA	3			
Output Current (*3)			VIN1 = 4.0V	6.0	11.5	-					
			VIN1 = 5.0V	7.0	13.0	-					
		P-ch (CMOS) VDS=-2.1V	VIN1 = 8.0V	-	-10.0	-2.0					
Temperature Characteristics (*3)	ΔV_{DF} $\Delta T_{OP} \cdot V_{DF}$	-30°C ≦ Topr ≦ 80°C		-	±100	_	ppm/°C	_			
Delay Time (*3) (Release Voltage→ Output inversion)	tDLY	(VDR→Vout inversion)		-	-	0.2	ms	5			


NOTE:

- *1 : VDF1(T), VDF2(T) : User specified detect voltage.
 *2 : Release voltage (VDR) = VDF +VHYS
- *3 : Those parameters marked with an asterisk apply to both VDET1 and VDET2.
 *4 : Input Voltage : please ensure that VIN1 > VIN2

- (Input voltage of XC612D and XC612E series : please ensure that V_{IN1} ≥ V_{IN2}, V_{IN1} < V_{IN2}.)
 *5 : V_{IN1} pin serve both Iss and power supply pin so that V_{IN2} operates V_{IN1} as a power supply source. For normal operation of V_{IN2}, operating voltage higher than the minimum is needed to be applied to power supply pin VIN1.
- *6 : For CMOS output products, high level output voltage which is generated when the transient response is released becomes input voltage of VIN.

■OPERATONAL EXPLANATION

●Timing Chart (Pull up voltage =Input voltage VIN1)



Operational Notes (N-ch Open drain)

Timing Chart A (VIN1=voltages above release voltage, VIN2=sweep voltage)

Because a voltage higher than the minimum operating voltage is applied to the voltage input pin (VIN), ground voltage will be output at the output pin (VDET) during stage 3. (Stages 1, 2, 4, 5 are the same as in B below).

Timing Chart B (VIN1=VIN2)

- ① When a voltage greater than the release voltage (VDR) is applied to the voltage input pin (VIN1, VIN2), input voltage (VIN1, VIN2) will gradually fall.
 - When a voltage greater than the detect voltage (VDF) is applied to the voltage input pin (VIN1, VIN2), a state of high impedance will exist at the output pin (VDET1, VDET2), so should the pin be pulled up, voltage will be equal to pull up voltage.
- ② When input voltage (Vin1, Vin2) falls below detect voltage (VDF), output voltage (VDET1, VDET2) will be equal to ground level (Vss).
- 3 Should input voltage (VIN1, VIN2) fall below the minimum operational voltage (VMIN), output will become unstable. Should VIN2 fall below VMIN, voltage at the output pin (VDET2) will be equal to ground level (VSS) if the power supply (VIN1) is within the operating voltage range.
 - *In general the output pin is pulled up so output will be equal to pull up voltage.
- Should input voltage (VIN1, VIN2) rise above ground voltage (VSS), output voltage (VDET1, VDET2) will equal ground level until the release voltage level (VDR) is reached.
- (VIN1, VIN2) rises above release voltage, the output pin's (VDET1, VDET2) voltage will be equal to the voltage dependent on pull up.

Note: The difference between release voltage (VDR) and detect voltage (VDF) is the Hysteresis Range (s.

■NOTES ON USE

- 1. Please use this IC within the specified maximum absolute ratings.
- 2. Please ensure that input voltage VIN2 is less than VIN1 + 0.3V. (refer to N.B. 1 below)
- 3. With a resistor connected between the V_{IN1} pin and the input, oscillation is liable to occur as a result of through current at the time of release. (refer to N.B. 2 below)
- 4. With a resistor connected between the V_{IN1} pin and the input, detect and release voltage will rise as a result of the IC's supply current flowing through the V_{IN1} pin.
- 5. In order to stabilize the IC's operations, please ensure that the V_{IN1} pin's input frequency's rise and fall times are more than 5 msec/V.
- 6. Should the power supply voltage VIN1 exceed 6V, voltage detector 2's detect voltage (VDF2) and the release voltage (VDR2) will shift somewhat.
- 7. For CMOS output products, high level output voltage which is generated when the transient response is released becomes input voltage of VIN.

●N.B.

- 1. Voltage detector 2's input voltage (VIN2)
 An input protect diode is connected from input detector 2's input (VIN2) to input detector 1's input. Therefore, should the voltage applied to VIN2 exceed VIN1, current will flow through VIN1 via the diode. (refer to diagram1)
- Oscillation as a result of through current Since the XC612 series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor (RIN) during release voltage operations. (refer to diagram 2) Since hysteresis exists during detect operations, oscillation is unlikely to occur.





Diagram 1. Voltage detector 2's input voltage VIN2

Diagram 2. Through current oscillation


TEST CIRCUITS

Circuit 1




* A resistor is not needed for CMOS output type.

Circuit 2




Circuit 3

XC612N Series




XC612D Series




■TEST CIRCUITS (Continued)

Circuit 3 (Continued)

XC612E Series





Circuit 4




■TYPICAL PERFORMANCE CHARACTERISTICS


(1) Supply Current vs. Input Voltage






(2) Detect & Release Voltage vs. Ambient Temperature






Note: Unless otherwise stated, pull up resistance = $100k\Omega$ with N-ch open drain output type.


(3) Output Voltage vs. Input Voltage







■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)









0.4

0.6


0.8

1.0

0


0


0.2



(5) N-ch Driver Output Current vs. Input Voltage


V_Ds (V)






■APPLICATION CIRCUITS EXAMPLE *Example covers N-channel open drain product's circuits

Window comparator circuit




Detect voltages above respective established voltages circuit



Note: Please ensure that input voltage 2 (VIN2) is less than VIN1 + 0.3V


Detect voltage circuit with delay built-in



Note: Delay operates at both times of release and detect operations.


■PACKAGING INFORMATION

●SOT-25



■ MARKING RULE

●SOT-25



(TOP VIEW)

①Represents output configuration

MARK	CONFIGU	PRODUCT SERIES	
	VDET1	VDET2	FRODUCT SERIES
<u>N</u>	N-ch Open Drain	N-ch Open Drain	XC612NxxxxMx
<u>D</u>	N-ch Open Drain	CMOS	XC612DxxxxMx
<u>E</u>	CMOS	N-ch Open Drain	XC612ExxxxMx

2, 3Represents sequence number

4 Represents production lot number 0 to 9, A to Z repeated. (G, I, J, O, Q, W excepted.)

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
- 4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this catalog within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

TOREX SEMICONDUCTOR LTD.