

Complementary MOSFET Half-Bridge (N- and P-Channel)


PRODUCT SUMMARY					
	V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)		
N-Channel	20	0.300 at V _{GS} = 4.5 V	1.4		
N-Chamilei	20	0.410 at V _{GS} = 3.0 V	1.2		
P-Channel	- 20	0.640 at V _{GS} = - 4.5 V	- 0.96		
P-Channel	- 20	0.980 at V _{GS} = - 3.0 V	- 0.78		

FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R_a Tested
- Compliant to RoHS Directive 2002/95/EC








Ordering Information: Si3850ADV-T1-E3 (Lead (Pb)-free)

Si3850ADV-T1-GE3 (Lead (Pb)-free and Halogen-free)



ABSOLUTE MAXIMUM RATINGS	S $T_A = 25 ^{\circ}C$, unle	ss otherwise ı	noted		
Parameter	Symbol	N-Channel	P-Channel	Uni	
Drain-Source Voltage		V_{DS}	20	- 20	v
Gate-Source Voltage		V_{GS}	± 12		v
Continuous Drain Current (T _{.I} = 150 °C)	T _A = 25 °C	I _D	1.4	- 0.96	
Continuous Diam Current (1) = 150 °C)	T _A = 70 °C		1.1	- 0.77	
Pulsed Drain Current		I _{DM}	3.5	- 2.0	_ A
Continuous Source Current (Diode Conduction) ⁶	I _S	0.9	- 0.9		
Maximum Power Dissipation	T _A = 25 °C	D	1.08		w
(Surface Mounted on FR4 Board)	T _A = 70 °C	P _D	0.70		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 t	°C		

THERMAL RESISTANCE RATINGS						
Parameter	Symbol	N- or P-Channel	Unit			
Maximum Junction-to-Ambient (Surface Mounted on FR4 Board, ± ≤ 10 s)	R _{thJA}	115	°C/W			

Note:

Maximum under Steady State condition is 150 °C/W.



D	O	ss otherwise noted	ı	B.4.*	T		11	
Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit	
Static	I	V V I 050A	N 01		l	4 -		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	0.6		1.5	V	
		$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	P-Ch	- 0.6		- 1.5		
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$				± 100	nA	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch			- 1	μΑ	
Zoro dato voltago Brain Garroni	1033	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 70 ^{\circ}\text{C}$	N-Ch			10	μ, ι	
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 70 ^{\circ}\text{C}$	P-Ch			- 10		
On-State Drain Current ^b	l	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	3.0				
On-State Drain Current	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	- 1.5			Α	
		V _{GS} = 4.5 V, I _D = 0.5 A	N-Ch		0.240	0.300		
5 1 6 6 6 1 5 1 1 b	Ь	V _{GS} = - 4.5 V, I _D = - 0.5 A	P-Ch		0.510	0.640	Ω	
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 3.0 \text{ V}, I_D = 0.5 \text{ A}$	N-Ch		0.325	0.410		
		V _{GS} = - 3.0 V, I _D = - 0.5 A	P-Ch		0.780	0.980		
L	9 _{fs}	V _{DS} = 10 V, I _D = 1 A	N-Ch		1.8		S	
Forward Transconductance ^b		V _{DS} = - 10 V, I _D = - 1 A	P-Ch		1.1			
	V _{SD}	I _S = 0.9 A, V _{GS} = 0 V	N-Ch		0.87	1.2	V	
Diode Forward Voltage ^b		I _S = - 0.8 A, V _{GS} = 0 V	P-Ch		- 1.0	- 1.3		
Dynamic ^b			l l					
•			N-Ch		0.95	1.4		
Total Gate Charge	Q_g	N-Channel	P-Ch		1.10	1.7		
Cata Causa Chassa	0	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 1 \text{ A}$	N-Ch		0.22		0	
Gate-Source Charge	Q_{gs}	P-Channel	P-Ch		0.28		nC	
Gate-Drain Charge	Q_{gd}	V _{DS} = - 10 V, V _{GS} = - 4.5 V, I _D = - 1 A	N-Ch		0.24			
date Brain Griange	Gga		P-Ch		0.26			
Gate Resistance	R_{g}		N-Ch		3.5	5.3	Ω	
	9		P-Ch		10.5	16		
Turn-On Delay Time	t _{d(on)}	N-Channel	N-Ch		8	14		
	,	$V_{DD} = 10 \text{ V}, R_L = 10 \Omega$	P-Ch		13	20		
Rise Time	t _r	$I_D \cong 0.9 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_q = 1 \Omega$	N-Ch P-Ch		16	25		
		Ç	N-Ch		34 20	50 30		
Turn-Off Delay Time	t _{d(off)}	P-Channel	P-Ch		18	30	ns	
		$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \cong -0.9 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$			9	15	1	
Fall Time	t _f	1D = -0.3 A, VGEN = -4.3 V, ng = 1.22	N-Ch P-Ch		18	30		
	t _{rr}	I _F = 0.9 A, dl/dt = 100 A/μs	N-Ch		20	30		
Body Diode Reverse Recovery Tme		I _F = - 0.9 A, dl/dt = 100 A/μs	P-Ch		25	40		
Body Diode Reverse Recovery		$I_F = 0.9 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}$	N-Ch		9	15		
BOOK LINDS ROVERS RECOVER	Q_{rr}	οιο / ι, αι/αι - 100 / νμο	IN OII		ı	13	nC	

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.









N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature


VISHAY

N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power



 * V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified

Safe Operating Area


N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient


VISHAY.

P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power vs. Junction-to-Ambient



Safe Operating Area



P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg273789.





TSOP: 5/6-LEAD

JEDEC Part Number: MO-193C





6-LEAD TSOP

D A₂ A
Seating Plane



	MILLIMETERS			ı	NCHES		
Dim	Min	Nom	Max	Min	Nom	Max	
Α	0.91	-	1.10	0.036	-	0.043	
A ₁	0.01	-	0.10	0.0004	-	0.004	
A ₂	0.90	-	1.00	0.035	0.038	0.039	
b	0.30	0.32	0.45	0.012	0.013	0.018	
С	0.10	0.15	0.20	0.004	0.006	0.008	
D	2.95	3.05	3.10	0.116	0.120	0.122	
Е	2.70	2.85	2.98	0.106	0.112	0.117	
E ₁	1.55	1.65	1.70	0.061	0.065	0.067	
е	0.95 BSC			0.0374 BSC			
e ₁	1.80	1.90	2.00	0.071	0.075	0.079	
L	0.32	-	0.50	0.012	-	0.020	
L ₁		0.60 Ref		0.024 Ref			
L ₂	0.25 BSC			0.010 BSC			
R	0.10	-	-	0.004	-	-	
θ	0°	4°	8°	0°	4°	8°	
θ_1	7° Nom			7° Nom			
	ECN: C-06593-Rev. I, 18-Dec-06 DWG: 5540						

Document Number: 71200 www.vishay.com 18-Dec-06 uww.vishay.com



Mounting LITTLE FOOT® TSOP-6 Power MOSFETs

Surface mounted power MOSFET packaging has been based on integrated circuit and small signal packages. Those packages have been modified to provide the improvements in heat transfer required by power MOSFETs. Leadframe materials and design, molding compounds, and die attach materials have been changed. What has remained the same is the footprint of the packages.

The basis of the pad design for surface mounted power MOSFET is the basic footprint for the package. For the TSOP-6 package outline drawing see http://www.vishay.com/doc?71200 and see http://www.vishay.com/doc?72610 for the minimum pad footprint. In converting the footprint to the pad set for a power MOSFET, you must remember that not only do you want to make electrical connection to the package, but you must made thermal connection and provide a means to draw heat from the package, and move it away from the package.

In the case of the TSOP-6 package, the electrical connections are very simple. Pins 1, 2, 5, and 6 are the drain of the MOSFET and are connected together. For a small signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.

Figure 1 shows the copper spreading recommended footprint for the TSOP-6 package. This pattern shows the starting point for utilizing the board area available for the heat spreading copper. To create this pattern, a plane of copper overlays the basic pattern on pins 1,2,5, and 6. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. Notice that the planar copper is shaped like a "T" to move heat away from the drain leads in all directions. This pattern uses all the available area underneath the body for this purpose.



FIGURE 1. Recommended Copper Spreading Footprint

Since surface mounted packages are small, and reflow soldering is the most common form of soldering for surface mount components, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

REFLOW SOLDERING

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 2 and 3.



Ramp-Up Rate	+6°C/Second Maximum
Temperature @ 155 ± 15°C	120 Seconds Maximum
Temperature Above 180°C	70 – 180 Seconds
Maximum Temperature	240 +5/-0°C
Time at Maximum Temperature	20 - 40 Seconds
Ramp-Down Rate	+6°C/Second Maximum

FIGURE 2. Solder Reflow Temperature Profile

Document Number: 71743 www.vishay.com 27-Feb-04





FIGURE 3. Solder Reflow Temperature and Time Durations

THERMAL PERFORMANCE

A basic measure of a device's thermal performance is the junction-to-case thermal resistance, $R\theta_{jc},$ or the junction-to-foot thermal resistance, $R\theta_{\mbox{\scriptsize if}}.$ This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows the thermal performance of the TSOP-6.

TABLE 1.				
Equivalent Steady State Performance—TSOP-6				
Thermal Resistance $R\theta_{jf}$	30°C/W			

SYSTEM AND ELECTRICAL IMPACT OF TSOP-6

In any design, one must take into account the change in MOSFET r_{DS(on)} with temperature (Figure 4).



FIGURE 4. Si3434DV

www.vishay.com Document Number: 71743 27-Feb-04

VISHAY.

RECOMMENDED MINIMUM PADS FOR TSOP-6



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

www.vishay.com Revision: 11-Mar-11