


FEATURES

- **WIDE SUPPLY VOLTAGE RANGE:** 2.7 ~ 5.5 V
- **BROADBAND OPERATION:**
MODOUT = 100 - 400 MHz, I/Q = DC to 10 MHz
- **INTERNAL 90° PHASE SHIFTER**
- **POWER SAVE FUNCTION**
- **LOW POWER CONSUMPTION:** 16 mA Typ. @ 3 V
- **SMALL SSOP 16 PACKAGE**
- **TAPE AND REEL PACKAGING AVAILABLE**

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION

The UPC8105GR Silicon MMIC I/Q Modulator is manufactured using the NESAT III MMIC process. The NESAT III process produces transistors with f_T approaching 20 GHz. The device was designed for use in Digital Mobile Communications circuits such as 900 MHz Digital Cordless and Cellular Phones, WLAN and PCN/PCS Handset Transmitters.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.

ELECTRICAL CHARACTERISTICS (T_A = 25°C, V_{CC} = 3.0 V, V_{PS} ≥ 1.8 V)

PART NUMBER PACKAGE OUTLINE			UPC8105GR S16 (SSOP 16)		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
I _{CC}	Total Circuit Current (no signal) V _{PS} ≥ 1.8 V V _{PS} ≤ 1.0 V	mA μA	10	16 0.1	21 5
P _{MOD}	Output Power - Modulator	V _{I/Q} = 1.5 V (DC) + 500 mVp-p (AC)	-21	-16.5	-12
L _{OLEAK}	Local Oscillator Leakage				
I _{mR}	Image Rejection				
IM _{3I/Q}	I/Q 3rd Order Intermodulation Distortion				
R _{LIN}	I/Q LO Input Return Loss				
Z _{I/Q}	Input Impedance I and Q Port				
T _{PS} (RISE)	Power Save Rise Time V _{PS} ≤ 1.0 V to V _{PS} ≥ 1.8V	μS		2	5
T _{PS} (FALL)	Power Save Fall Time V _{PS} ≥ 1.8 V to V _{PS} ≤ 1.0 V	μS		2	5

ABSOLUTE MAXIMUM RATINGS¹ (T_A = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
V _{CC}	Supply Voltage	V	6.0
V _{PS}	Enable Voltage for Power Save	V	6.0
P _D	Power Dissipation ²	mW	530
T _{OP}	Operating Temperature	°C	-40 to +85
T _{STG}	Storage Temperature	°C	-65 to +150

Notes:

1. Operation in excess of any one of these parameters may result in permanent damage.
2. Mounted on a 50x50x1.6 mm double copper clad epoxy glass PWB (T_A = 85°C).




RECOMMENDED
OPERATING CONDITIONS

SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
V _{CC}	Supply Voltage	V	2.7	3.0	5.5
T _{OP}	Operating Temperature	°C	-40	+25	+85
f _{MODOUT}	Modulator Output Frequency	MHz	100		400
f _{LOIN}	LO1 Input Frequency ¹	MHz	100		400
f _{I/QIN}	I/Q Input Frequency ²	MHz	DC		10





Notes:

1. P_{LOIN} = -10 dBm.
2. P_{I/QIN} = 600 mVp-p max.

TYPICAL PERFORMANCE CURVES (T_A = 25°C, V_{CC} = V_{PS} = 3 V, I/Q DC Offset = $\overline{I/Q}$ DC Offset = 1.5 V,
I/Q Input Signal = 500 mVp-p (Single-ended), P_{LOIN} = -10 dBm unless otherwise specified)




PIN FUNCTIONS

Pin No.	Symbol	Supply Voltage	Pin Voltage	Description	Equivalent Circuit								
1	LOIN	—	0	LO input for the phase shifter. This input impedance is internally matched to 50 Ω.									
2	LOIN (Bypass)	—		Bypass of the LO input. This pin is grounded through an internal capacitor. For a single-ended design this pin should be left open.									
3	GND			Connect to ground with minimum inductance. Track length should be kept as short as possible.									
8													
4	I	VCC/2*2	—	Input for I signal. This input impedance is larger than 20 kΩ. The relationship between the amplitude and the DC bias of the input signal are as follows: <table border="1" data-bbox="717 684 1026 819"><thead><tr><th>VCC/2 (V)</th><th>Amp. (mVp-p)*1</th></tr></thead><tbody><tr><td>≥1.35</td><td>400</td></tr><tr><td>≥1.5</td><td>600</td></tr><tr><td>≥1.75</td><td>1000</td></tr></tbody></table>	VCC/2 (V)	Amp. (mVp-p)*1	≥1.35	400	≥1.5	600	≥1.75	1000	
VCC/2 (V)	Amp. (mVp-p)*1												
≥1.35	400												
≥1.5	600												
≥1.75	1000												
5	I	VCC/2*2	—	Input for I signal. This input impedance is larger than 20 kΩ. VCC/2 biased DC signal should be input.									
6	Q	VCC/2*2	—	Input for Q signal. This input impedance is larger than 20 kΩ. VCC/2 biased DC signal should be input.									
7	Q	VCC/2*2	—	Input for Q signal. This input impedance is larger than 20 kΩ. The relationship between the amplitude and the DC bias of the input signal are as follows: <table border="1" data-bbox="730 1218 1013 1352"><thead><tr><th>VCC/2 (V)</th><th>Amp. (mVp-p)</th></tr></thead><tbody><tr><td>≥1.35</td><td>400</td></tr><tr><td>≥1.5</td><td>600</td></tr><tr><td>≥1.75</td><td>1000</td></tr></tbody></table>		VCC/2 (V)	Amp. (mVp-p)	≥1.35	400	≥1.5	600	≥1.75	1000
VCC/2 (V)	Amp. (mVp-p)												
≥1.35	400												
≥1.5	600												
≥1.75	1000												
12	MODOUT	—		Output from the modulator. This is emitter follower output. Connect approx. 15 Ω in series to match to 50 Ω.									


*1: In case I/Q input signals are single ended. I/Q signal inputs can be used either single-ended or differentially with proper terminations.

*2: $V_{CC}/2$ DC bias must be supplied to I, $\overline{\text{I}}$, Q, $\overline{\text{Q}}$.


PIN FUNCTIONS

Pin No.	Symbol	Supply Voltage	Pin Voltage	Description	Equivalent Circuit						
13	GND	0	—	Connect to the ground with minimum inductance. Track length should be kept as short as possible.							
14											
15	V _{PS} (Power Save)	V _{PS}		Power save control pin can control the On/Sleep state with bias as follows: <table><tr><th>V_{PS} (V)</th><th>STATE</th></tr><tr><td>1.8~5.5</td><td>ON</td></tr><tr><td>0~1.0</td><td>SLEEP</td></tr></table>	V _{PS} (V)	STATE	1.8~5.5	ON	0~1.0	SLEEP	
V _{PS} (V)	STATE										
1.8~5.5	ON										
0~1.0	SLEEP										
16	V _{CC}	2.7~5.5	—	Supply voltage pin for the modulator. An internal regulator helps keep the device stable against temperature or V _{CC} variation.							

MODULATOR INTERNAL FUNCTIONS

Block	Function/Operation	Block Diagram
90° Phase Shifter	Input signal from LO is sent to a T-type flip-flop through a frequency doubler. The output signal from the T-type F/F is changed to the same frequency as LO input with a quadrature phase shift of 0°, 90°, 180°, or 270°. These circuits provide self phase correction for proper quadrature signals.	
Buffer Amplifier	Buffer amplifiers for each phase signal are sent to each mixer.	
Mixer	Each signal from the buffer amps is quadrature modulated with two double-balanced mixers. High accurate phase and amplitude inputs are realized to provide excellent image rejection.	
Adder	Output signal from each mixer is added and sent through a final amplifier stage to pin 16 for further off-chip filtering if necessary.	

INTERNAL BLOCK DIAGRAM




ORDERING INFORMATION

PART NUMBER	QUANTITY
UPC8105GR-E1	2500/Reel

Note: Embossed Tape, 12 mm wide.

OUTLINE DIMENSIONS (Units in mm)

PACKAGE OUTLINE SSOP 16




LEAD CONNECTIONS

- | | |
|----------------|----------------------|
| 1. LO1 IN | 9. N.C. |
| 2. LO1 IN | 10. N.C. |
| 3. GND | 11. N.C. |
| 4. I Input | 12. MOD OUT |
| 5. I-bar Input | 13. GND |
| 6. Q-bar Input | 14. GND |
| 7. Q Input | 15. VPS (Power Save) |
| 8. GND | 16. VCC |

All dimensions are typical unless specified otherwise.

APPLICATION CIRCUIT



EXCLUSIVE NORTH AMERICAN AGENT FOR **NEC** RF, MICROWAVE & OPTOELECTRONIC SEMICONDUCTORS

CEL CALIFORNIA EASTERN LABORATORIES • Headquarters • 4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • Telex 34-6393 • FAX (408) 988-0279

24-Hour Fax-On-Demand: 800-390-3232 (U.S. and Canada only) • Internet: <http://WWW.CEL.COM>

DATA SUBJECT TO CHANGE WITHOUT NOTICE



PRINTED IN USA ON RECYCLED PAPER -3/97