

SLUS471 - NOVEMBER 2000

•	Wide Supply Range ±20 V to ±100 V Smooth Output Ramping Using Linear				W PACKAGE (TOP VIEW)	_
	Current Amplifier		PG1 □	d 10	20	□ _VIN
•	Undervoltage and Overvoltage Shutdown		PG2 □	二 2	19	9 DUVLO
•	Sequenced Open-Drain Outputs for Five		PG3 □ PG4 □	$\frac{3}{4}$	18 17	·
	DC-To-DC Converters		PG5 □	\exists_{5}^{τ}	10	· · · ·
	Open-Drain Fault Output		FAULT □	\Box_6	1	
•	ON Input Referenced to Positive Supply (UCC3923)	F	FLTTIME- C	□ 7 □ 8	14 1;	·
•	ON Input referenced to Negative Supply (possible alternative version)		GND □ INSA □	9 10	1; 1	
•	Dual Insertion Detection Inputs					_
•	Electrostatic-Discharge Protection - Human-Body-Model 2 kV - Machine Model 200 V			_	PACKAGE (TOP VIEW)	
	D OR P PACK	AGE	FAUL	т Ш	1 14	□ –VIN
	(TOP VIEW	V)	FLTTIM	ЕЩ	2 13	□ UVLO
	FAULT ☐ 1 [○] 8	3	GAT 'IN GN		3 12 4 11	□□ PG □□ REF
	FLTTIME 🔲 2				5 10	DRAINSENS
	GATE □ 3 €	isi 🖽	ENS INS		6 9	DICTINGENCE ON
	GND ☐ 4 5	iR/	AMP IRAM	РШ	7 8	ISENS

description

The UCC3923 family of devices are Hot-Swap Power Managers for use with negative power supplies. These devices are optimized for use in systems with nominal –48-V supplies, but are fully functional over a supply range of –20 V to –200 V. These devices can be used both on plug-in cards and on back-planes to limit inrush current, control load turnon and turnoff, report faults, isolate faulty loads, and sequence downstream dc-to-dc converters.

The UCC3923 offers the basic features of controlled turnon, load current ramping, and logic output of fault status in a tiny 8-pin package. The UCC3924 adds undervoltage protection, two insertion detection pins, power-good sensing, one output for downstream converter enabling, and a reference for cascoding, in a 14-pin package. The UCC3925 has all of the previously noted features plus overvoltage protection and supply sequencing for up to five downstream converters in a 20-pin package.

AVAILABLE OPTIONS

т.	ENABLE	PACKAGED DEVICES [†]				
TA	ENABLE	TSSOP-8	TSSOP-14	TSSOP-20		
-40°C to 85°C	Active high	UCC3923	UCC3924	UCC39235		
-40°C to 85°C	Active low	UCC3926	UCC3927	UCC3928		


[†] All packages are available left end taped and reeled. Add an R suffix to the device type (e.g., UCC3923PWPR) to order quantities of 2000 devices per reel.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



[‡] 20-pin package shown. Pin numbers are for counting purposes only, Actual pin locations are dependent upon customer requirements and precedence of other products.

DETAILED OPTION MATRIX

PIN NAME	DESCRIPTION	UCC3923	UCC3924	UCC3925	UCC3926	UCC3927	UCC3928
UVLO	Undervoltage input		Х	Х		Х	Х
OVLO	Overvoltage input			Х			Х
PGx	PG output(s)		1	5		1	5
REF	Reference output		Х	Х		Х	Х
INSA, INSB	Insert detect		Х	Х		Х	Х
DRAINSENS	Power good detection input		Х	Х		Х	Х
SEQTIME	Programming for downstream load sequencing			Х			Х
	8-Pin TSSOP	Х			Х		
Packages	14-Pin TSSOP		Х			Х	
	20-Pin TSSOP			Х			Х

Terminal Functions

	TERMINAL				
		NO.			DESCRIPTION
NAME	UCC3923 UCC3926	UCC3924 UCC3927	UCC3925 UCC3928	I/O	
DRAINSENS	-	10	16	I	Power good detection input
FAULT	1	1	6	0	Logic fault output
FLTTIME	2	2	7	I	Programming for fault timeout
GATE	3	3	8	0	Gate drive output
GND	4	4	9	I	Ground
INSA	-	5	10	I	Insertion detection input A
INSB	-	6	11	I	Insertion detection input B
IRAMP	5	7	12	I	Programming for current ramping
ISENS	6	8	13	I	Current sense input
ON	7	9	14	0	Logic command to turn on power to load
OVLO	-	_	15	I	Input overvoltage detection input
PG1	-	12	1	0	Enable for first downstream load
PG2	-	_	2	0	Enable for second downstream load
PG3	-	-	3	0	Enable for third downstream load
PG4	-	_	4	0	Enable for fourth downstream load
PG5	-	_	5	0	Enable for fifth downstream load
REF	_	11	17	0	Reference output
SEQTIME	_	_	18	I	Programming for downstream load sequencing
UVLO	-	13	19	I	Input undervoltage detection input
-VIN	8	14	20	I	Negative supply input

detailed description

power good detection input (UCC3924 and UCC3925 only)

DRAINSENS is an input that senses the voltage across the power FET. When the voltage on DRAINSENS is less than 1V with respect to –VIN and IRAMP is greater than or equal to 5 V with respect to –VIN, then the power FET is considered fully on and the PG outputs are allowed to begin sequencing the loads.

logic fault output (UCC3923, UCC3924, UCC3925)

FAULT is an open-drain, active-low driver that asserts when the fault latch is set. The UCC3923 UCC3924 and UCC3925 controls the load inrush during starting by closed-loop regulation of load current. When the ON input is low, IRAMP, FLTTIME, and SEQTIME are held low. When ON is asserted high, IRAMP is released and allows C_{IRAMP} to charge. Load current is limited to:

$$I_{LOAD} \le 0.01 \times \frac{V_{IRAMP}}{R_{SENSE}}$$

During this time, C_{FLTTIME} charges. If C_{FLTTIME} charges to 4 V before the power FET fully enhances, the fault latch sets, the load is immediately turned off, and FAULT pulls low. The fault latch is cleared when ON is pulled low.

SLUS471 - NOVEMBER 2000

detailed description (continued)

programming for fault timeout

During the time when the power FET is regulating current to the load, FLTTIME is pulled high with 10 μ A. When the load current drops below the commanded maximum load current, FLTTIME is quickly pulled low. If FLTTIME charges to 4 V before the power FET fully enhances, the fault latch sets and the load is immediately turned off.

gate drive output

When ON is low, GATE is held low. When ON is asserted high, IRAMP is released and allows C_{IRAMP} to charge. During this time, GATE rises, turning on the external power FET so that:

$$I_{LOAD} = 0.01 \times \frac{\left(V_{IRAMP} - V_{IN}\right)}{R_{SENSE}}$$

IRAMP does not ramp higher than 5 V above -VIN, so load current is programmed to a maximum of $0.05/R_{SENSE}$. If the load is unable to accept the current, GATE rises up to 12 V above -VIN, fully enhancing the power FET. If load current ever spikes above that maximum value, the current limiting amplifier reduces GATE voltage to a level that maintains I_{IOAD} at $0.05/R_{SENSE}$.

ground

GND is the ground input to the IC in negative supply systems. The ON input signal is measured with respect to GND. All other signals are with respect to –VIN.

insertion detection

INSA and INSB are active-low inputs that must be asserted for the IC to drive the load. These inputs have internal pullup current sources of 10 μ A so they can be driven by open-drain logic. These inputs can also be used as board insertion detection inputs. In this case, these inputs would be connected to corner pins of a connector. The mating pins of the connector would be connected to –VIN. This would prevent operation before both corners of the connector are mated.

current ramping

When ON is low, IRAMP is held low. When ON is asserted high, IRAMP is released and allows C_{IRAMP} to charge. During this time, GATE rises, turning on the external power FET so that:

$$I_{LOAD} = 0.01 \times \frac{\left(V_{IRAMP} - V_{IN}\right)}{R_{SENSE}}$$

IRAMP does not ramp higher than 5 V above -VIN, so load current is programmed to a maximum of $0.05/R_{SENSE}$.

current sensing

Load current is sensed by the voltage between ISENS and -VIN. A current sense resistor, RSENSE is connected between ISENS and -VIN. Maximum load current is limited to:

$$I_{LOAD} = 0.01 \times \frac{\left(V_{IRAMP} - V_{IN}\right)}{R_{SENSE}}$$
 during current ramp and $I_{LOAD} \le \frac{0.05}{R_{SENSE}}$

when IRAMP reaches final value.



PRODUCT PREVIEW

detailed description (continued)

logic command to turn on power-to-load

Three logic inputs enable the load: INSA, INSB, and ON. To turn on the load, INSA and INSB must be lower than a TTL threshold above –VIN and ON must be more than a TTL threshold above GND.

overvoltage/undervoltage lockout

In addition to the logic inputs INSA, INSB, and ON, two other inputs enable load current: OVLO and UVLO. Specifically, OVLO must be less than 1.25 V with respect to –VIN and UVLO must be more than 1.25 V with respect to –VIN to enable load current. These pins can be used as logic inputs or as precision overvoltage shutdown and undervoltage lockout inputs by connecting these inputs to a voltage divider from GND to –VIN.

enable downstream power converter

The IC has five outputs to enable downstream power converters or loads. These outputs are open-drain active-low drivers. During power–up, all five outputs are high–impedance. When load current is ramped up to maximum command and the output power FET has V_{DS} < 1 V, $C_{SEQTIME}$ starts to charge and PG1 immediately asserts low. When $C_{SEQTIME}$ charges up to 1 V, PG2 asserts low. When $C_{SEQTIME}$ charges up to 2 V, PG3 asserts low. When $C_{SEQTIME}$ charges up to 3 V, PG4 asserts low and when $C_{SEQTIME}$ charges up to 4 V, PG4 asserts low.

reference output

REF is a voltage reference output 5 V higher than -VIN. This output is enabled whenever -VIN to GND is greater than 20 V. This reference can be used as a bias for cascode devices to buffer low-voltage logic outputs. This reference should not be loaded with more than 50 μ A.

programming for downstream load sequencing

These outputs turn on sequentially, with PG1 turning on first, PG2 second, etc. The delay from PG1 to PG2 is the time required to charge the capacitor from SEQTIME to –VIN by 1 V. SEQTIME is pulled high through a 10-μA current source, so the delay between output enables is C/10 μA.

negative supply input

-VIN is the negative supply input to the IC. All signals are measured with respect to -VIN except ON. In positive supply systems, -VIN is the ground input to the IC.



SLUS471 – NOVEMBER 2000

..... CDM 1 kV

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
TSSOP-8	800 mW	10 mW/°C	200 mW
TSSOP-14	800 mW	10 mW/°C	200 mW
TSSOP-20	800 mW	10 mW/°C	200 mW

recommended operating conditions

	MIN	MAX	UNIT
Input voltage (–VIN to GND)	-20	-80	V
Input voltage (FLTTIME, INSA, INSB, IRAM, OVLO, SEQTIME, UVLO to -VIN)	0	7	V
Input voltage (ISENS to -VIN)	0	0.2	V
Input voltage (DRAINSENS to -VIN)	0	80	V
Input voltage (ON to GND)	0	80	V
Output current (PG1, PG2, PG3, PG4, PG5, FAULT, REF)		2	mA
Operating virtual junction temperature, T _J	-40	125	°C

electrostatic discharge protection

	MIN	MAX	UNIT
Human body model		2	kV
Charged device model		1	kV
Machine model		0.2	kV



[‡] All voltages are with respect to –VIN unless otherwise stated.

electrical characteristics over recommended operating junction temperature range, -VIN to GND = -48 V, ON to GND = 2.8 V, INSA = INSB = -VIN, ISENS = -VIN, UVLO = 2.5 V, OVLO = VIN, all outputs unloaded (unless otherwise noted)

power fet drive

PARAMETER	TEST CONDITIONS (See Note 1)	MIN	TYP	MAX	UNIT
GATE output voltage	VISENS = 0 V	10	12	14	V
GATE pulldown current in fault	VISENS = 0.1 V	100	250		mA
ISENS input current	ON = high, 0 V < V _{ISENS} < 0.1 V	-1		1	μΑ

timers

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IRAMP pullup current during start	ON = high,	0 V < V _{IRAMP} < 5 V		10		μΑ
IRAMP low voltage	ON = low				2	mV
IRAMP to ISENS gain	ON = high,	0 V < VIRAMP < 5 V		0.01		V/V
IRAMP offset voltage referred to ISENS	ON = high,	V _{IRAMP} = 0 V	-2		2	mV
IRAMP clamp voltage referred to ISENS	ON = high		45	50	55	mV
FLTTIME pullup current during current limit	ON = high,	Fault latch not set		10		μΑ
FLTTIME low voltage	ON = low				10	mV
FLTTIME fault threshold voltage	ON = high,	VISENS = 0.1 V	3.75	4.00	4.25	V
FLTTIME discharge current	ON = low		10			mA
SEQTIME pullup current	ON = high,	VIRAMP = 5 V, VISENS = 0 V		10		μΑ
SEQTIME low-level input voltage	ON = low				10	mV
SEQTIME to PG2 threshold voltage	ON = high,	V _{IRAMP} = 5 V, V _{ISENS} = 0 V	0.9	1.0	1.1	V
SEQTIME to PG3 threshold voltage	ON = high,	VIRAMP = 5 V, VISENS = 0 V	1.9	2.0	2.1	V
SEQTIME to PG4 threshold voltage	ON = high,	VIRAMP = 5 V, VISENS = 0 V	2.9	3.0	3.1	V
SEQTIME to PG5 threshold voltage	ON = high,	VIRAMP = 5 V, VISENS = 0 V	3.9	4.0	4.1	V
SEQTIME discharge current	ON = low		10			mA

power good

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PG1, PG2, PG3, PG4, PG5 on resistance	ON = high, VSEQTIME = 5 V, VISENS = 0 V			100	Ω
DRAINSENS threshold voltage	To PG1 rising	0.85	1.00	1.15	V
DRAINSENS pullup current	DRAINSENS = -VIN		10		μΑ

fault output

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FAULT on resistance	ON = high, V _{ISENS} = 0.1 V, V _{FLTTIME} = 5 V			100	Ω



SLUS471 - NOVEMBER 2000

electrical characteristics over recommended operating junction temperature range,
-VIN to GND = -48 V, ON to GND = 2.8 V, INSA = INSB = -VIN, ISENS = -VIN, UVLO = 2.5 V, OVLO = VIN, all outputs unloaded (unless otherwise noted) (continued)

voltage reference output

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REF voltage	-50 μA < IREF < 0 μA	4.9	5.0	5.1	V

undervoltage/overvoltage lockout


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO falling threshold	ON = high, to GATE falling	1.20	1.25	1.30	V
UVLO hysteresis	ON = high, to GATE rising		25		mV
UVLO input current	V _{UVLO} = 2.5 V	-1		1	μΑ
OVLO rising threshold	ON = high, to GATE falling	1.20	1.25	1.30	V
OVLO hysteresis	ON = high, to GATE rising		25		mV
OVLO input current	V _{OVLO} = 2.5 V	-1		1	μΑ

supply and control inputs

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
-VIN input current			250		μΑ
INSA, INSB threshold voltage	ON = high, to GATE rising	1.0	1.4	1.8	V
INSA, INSB pullup current	V _{INSA} = V _{INSB} = -VIN		10		μΑ
ON threshold voltage with respect to GND	To GATE rising	1.0	1.4	1.8	V
ON input current	V _{ON} - V _{GND} = 5 V		10		μΑ



TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

ESD Protection

All UCC3923, UCC3924, and UCC3925 terminals incorporated ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated