www.ti.com



150mA, Low-Dropout Regulator, Ultralow-Power, IQ 500nA with Pin-Selectable, Dual-Level Output Voltage

FEATURES


- Low Io: 500nA
- 150mA, Low-Dropout Regulator with Pin-Selectable Dual Voltage Level Output
- Low Dropout: 200mV at 150mA
- 3% Accuracy Over Load/Line/Temperature
- Available in Dual-Level, Fixed Output Voltages from 1.5V to 4.2V Using Innovative Factory EPROM Programming
- Available in an Adjustable Version from 1.22V to 5.25V or a Dual-Level Output Version
- V_{SET} Pin Toggles Output Voltage Between Two **Factory-Programmed Voltage Levels**
- Stable with a 1.0µF Ceramic Capacitor
- **Thermal Shutdown and Overcurrent Protection**
- **CMOS Logic Level-Compatible Enable Pin**
- Available in DDC (TSOT23-5) or DRV (2mm \times 2mm SON-6) Package Options

APPLICATIONS

- TI MSP430 Attach Applications
- **Power Rails with Programming Mode**
- **Dual Voltage Levels for Power-Saving Mode**
- Wireless Handsets, Smartphones, PDAs, MP3 Players, and Other Battery-Operated Handheld **Products**

DESCRIPTION


The TPS780 family of low-dropout (LDO) regulators offer the benefits of ultralow power ($I_Q = 500nA$), miniaturized packaging (2×2 SON-6), and selectable dual-level output voltage levels. An adjustable version is also available, but does not have the capability to shift voltage levels.



The V_{SFT} pin allows the end user to switch between voltage levels on-the-fly through microprocessor-compatible input. This LDO designed specifically for battery-powered applications where dual-level voltages are needed. With ultralow I_O (500nA), microprocessors, memory cards, and smoke detectors are ideal applications for this device.

The ultralow-power and selectable dual-level output voltages allow designers to customize power consumption for specific applications. Designers can now shift to a lower voltage level in a battery-powered design when the microprocessor is in sleep mode, further reducing overall system power consumption. The two voltage levels are preset at the factory through a unique architecture using an EPROM. The EPROM technique allows for numerous output voltage options between V_{SET} low (1.5V to 4.2V) and V_{SET} high (2.0V to 3.0V) in the fixed output version only. Consult with your local factory representative for exact voltage options and ordering information; minimum order quantities may apply.

The TPS780 series are designed to be compatible with the TI MSP430 and other similar products. The enable pin is compatible with standard CMOS logic. This LDO is stable with any output capacitor greater than 1.0µF. Therefore, implementations of this device require minimal board space because of miniaturized packaging and a potentially small output capacitor. The TPS780 series I_Q (500nA) also come with thermal shutdown and current limit to protect the device during fault conditions. All packages have an operating temperature range of $T_J = -40^{\circ}C$ to For more cost-sensitive applications +125°C. requiring a dual-level voltage option and only on par I_{Q} , consider the TPS781 series, with an I_{Q} of 1.0µA and dynamic voltage scaling.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)(2)

PRODUCT	V _{OUT}
TPS780vvvxxxyyyz	VVV is the nominal output voltage for $V_{OUT(HIGH)}$ and corresponds to V_{SET} pin low. XXX is the nominal output voltage for $V_{OUT(LOW)}$ and corresponds to V_{SET} pin high. YYY is the package designator. Z is the tape and reel quantity (R = 3000, T = 250). Adjustable version $^{(3)(4)}$

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Additional output voltage combinations are available on a quick-turn basis using innovative, factory EPROM programming. Minimum-order quantities apply; contact your sales representative for details and availability.
- (3) To order the adjustable version, use TPS78001YYYZ.
- (4) The device is either fixed voltage, dual-level V_{OUT}, or adjustable voltage only. Device design does not permit a fixed and adjustable output simultaneously.

ABSOLUTE MAXIMUM RATINGS(1)

At $T_J = -40^{\circ}$ C to +125°C, unless otherwise noted. All voltages are with respect to GND.

PARAMETER		TPS780 Series	UNIT		
Input voltage range	e, V _{IN}	-0.3 to +6.0	V		
Enable and V _{SET} v	voltage range, V _{EN} and V _{VSET}	-0.3 to $V_{IN} + 0.3^{(2)}$	V		
Output voltage ran	ige, V _{OUT}	-0.3 to V _{IN} + 0.3V	V		
Maximum output of	n output current, I _{OUT} Internally limited				
Output short-circui	out short-circuit duration Indefinite				
Total continuous p	ower dissipation, P _{DISS}	See the Dissipation Ratir	See the Dissipation Ratings table		
EOD	Human body model (HBM)	2	kV		
ESD rating	Charged device model (CDM)	500	V		
Operating junction temperature range, T _J		-40 to +125	°C		
Storage temperatu	ire range, T _{STG}	-55 to +150	°C		

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

DISSIPATION RATINGS

BOARD	PACKAGE	$R_{ heta JC}$	$R_{ heta JA}$	DERATING FACTOR ABOVE T _A = +25°C	T _A < +25°C	T _A = +70°C	T _A = +85°C
High-K ⁽¹⁾	DRV	20°C/W	65°C/W	15.4mW/°C	1540mW	845mW	615mW
High-K ⁽¹⁾	DDC	90°C/W	200°C/W	5.0mW/°C	500mW	275mW	200mW

(1) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

⁽²⁾ V_{EN} and V_{VSET} absolute maximum rating are V_{IN} + 0.3V or +6.0V, whichever is less.

www.ti.com

ELECTRICAL CHARACTERISTICS


Over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN} = V_{OUT(NOM)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{VSET} = V_{EN} = V_{IN}$, $C_{OUT} = 1.0\mu F$, fixed or adjustable, unless otherwise noted. Typical values at $T_J = +25^{\circ}C$.

				TPS	780 Serie	s		
	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range				2.2		5.5	V
	Nominal		$T_J = +25^{\circ}C$, $V_{SET} = h$	igh/low	-2	±1	+2	%
V _{OUT} ⁽¹⁾	DC output accuracy	Over V _{IN} , I _{OUT} , temperature	$V_{OUT} + 0.5V \le V_{IN} \le 5$ $0mA \le I_{OUT} \le 150mA$		-3.0	±2.0	+3.0	%
V_{FB}	Internal reference ⁽²⁾ (adjustable version or	nly)	$T_J = +25^{\circ}C, V_{IN} = 4.0$	V, I _{OUT} = 75mA		1.216		V
V _{OUT_RANGE}	Output voltage range (adjustable version or		$V_{IN} = 5.5V, I_{OUT} = 10$	0μA ⁽²⁾	V_{FB}	5.25		V
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation		$V_{OUT(NOM)} + 0.5V \le V$	$I_{\text{IN}} \le 5.5 \text{V}, I_{\text{OUT}} = 5 \text{mA}$	-1		+1	%
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation		0mA ≤ I _{OUT} ≤ 150mA		-2		+2	%
V_{DO}	Dropout voltage ⁽⁵⁾		V _{IN} = 95% V _{OUT(NOM)}	, I _{OUT} = 150mA			250	mV
V_N	Output noise voltage		BW = 100Hz to 100kl V _{OUT} = 1.2V, I _{OUT} = 1			86		μV_{RMS}
V _{HI}	V _{SET} high (output V _{OU} selected), or EN high	JT(LOW) (enabled)			1.2		V _{IN}	V
V_{LO}	V _{SET} low (output V _{OU} selected), or EN low (т(нідн) [disabled]			0		0.4	V
I _{CL}	Output current limit		$V_{OUT} = 0.90 \times V_{OUT(N)}$	150	230	400	mA	
	I _{GND} Ground pin current		$I_{OUT} = 0mA^{(6)}$			420	800	nA
IGND			I _{OUT} = 150mA		5		μΑ	
I _{SHDN}	Shutdown current (I _{GND})		$V_{EN} \le 0.4V, 2.2V \le V_{I}$ $T_{J} = -40^{\circ}C \text{ to } +100^{\circ}C$		18	130	nA	
I _{VSET}	V _{SET} pin current		$V_{EN} = V_{VSET} = 5.5V$			70	nA	
I _{EN}	EN pin current		$V_{EN} = V_{VSET} = 5.5V$				40	nA
I _{FB}	FB pin current ⁽⁷⁾ (adjustable version or	nly)	V _{IN} = 5.5V, V _{OUT} = 1.	2V, I _{OUT} = 100μA			10	nA
			$V_{IN} = 4.3V,$	f = 10Hz		40		dB
PSRR	Power-supply rejection	n ratio	$V_{OUT} = 3.3V$,	f = 100Hz		20		dB
			$I_{OUT} = 150mA$	f = 1kHz		15		dB
$t_{TR(H \rightarrow L)}$	V_{OUT} transition time ($V_{OUT} = 97\% \times V_{OUT(H)}$		$V_{OUT_LOW} = 2.2V, V_{O}$ $I_{OUT} = 10$ mA	_{UT(HIGH)} = 3.3V,		800		μs
$t_{TR(L\toH)}$	V_{OUT} transition time ($V_{OUT} = 97\% \times V_{OUT(L)}$		V _{OUT_HIGH} = 3.3V, V _{OUT(LOW)} = 2.2V, I _{OUT} = 10mA			800		μs
t _{STR}	Startup time ⁽⁸⁾		$C_{OUT} = 1.0\mu F$, $V_{OUT} = 10\% V_{OUT(NOM)}$ to $V_{OUT} = 90\% V_{OUT(NOM)}$			500		μs
t _{SHDN}	Shutdown time ⁽⁹⁾		$I_{OUT} = 150 \text{mA}, C_{OUT} = 1.0 \mu\text{F}, V_{OUT} = 2.8 \text{V}, V_{OUT} = 90\% V_{OUT(NOM)}$ to $V_{OUT} = 10\% V_{OUT(NOM)}$			500 ⁽¹⁰⁾		μs
т.	Thormal shutdows to	mporatura	Shutdown, temperatu	re increasing		+160		°C
T _{SD}	Thermal shutdown te	прегаште	Reset, temperature d	ecreasing		+140		°C
TJ	Operating junction ter	mperature			-40	·	+125	°C

- (1) The output voltage for V_{SET} = low/high is programmed at the factory.
- Adjustable version only.
- No V_{SET} pin on the adjustable version.
- No dynamic voltage scaling on the adjustable version.
- (4) No dynamic voltage scaling on the adjustable version.
 (5) V_{DO} is not measured for devices with V_{OUT(NOM)} < 2.3V because minimum V_{IN} = 2.2V.
 (6) I_{GND} = 800nA (max) up to +100°C.
 (7) The TPS78001 FB pin is tied to V_{OUT}. Adjustable version only.
 (8) Time from V_{EN} = 1.2V to V_{OUT} = 90% (V_{OUT(NOM)}).
 (9) Time from V_{EN} = 0.4V to V_{OUT} = 10% (V_{OUT(NOM)}).
 (10) See *Shutdown* in the *Application Information* section for more details.



FUNCTIONAL BLOCK DIAGRAM



(1) Feedback pin (FB) for adjustable versions; V_{SET} for fixed voltage versions.

PIN CONFIGURATIONS



(1) It is recommended that the SON package thermal pad be connected to ground.


Table 1. TERMINAL FUNCTIONS


	TERMINAL		
NAME	DRV	DDC	DESCRIPTION
OUT	1	5	Regulated output voltage pin. A small (1µF) ceramic capacitor is needed from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> in the Application Information section for more details.
N/C	2	_	Not connected.
V _{SET} /FB	3	4	Feedback pin (FB) for adjustable versions; V_{SET} for fixed voltage versions. Driving the select pin (V_{SET}) below 0.4V selects preset output voltage high. Driving the V_{SET} pin over 1.2V selects preset output voltage low.
EN	4	3	Driving the enable pin (EN) over 1.2V turns on the regulator. Driving this pin below 0.4V puts the regulator into shutdown mode, reducing operating current to 18nA typical.
GND	5	2	Ground pin.
IN	6	1	Input pin. A small capacitor is needed from this pin to ground to assure stability. Typical input capacitor = $1.0\mu F$. Both input and output capacitor grounds should be tied back to the IC ground with no significant impedance between them.
Thermal pad	Thermal pad	_	It is recommended that the SON package thermal pad be connected to ground.





TYPICAL CHARACTERISTICS


Over the operating temperature range of $T_J = -40^{\circ}C$ to $+125^{\circ}C$, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.

















3

Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.




2 $T_{.1} = -40^{\circ}C$ 1 V_{OUT} (%) 0 -1 $T_{.1} = +25^{\circ}C$ $T_J = +85^{\circ}C$ -2 -3 0 25 50 75 100 125 150 I_{OUT} (mA) Figure 8.


LOAD REGULATION

 $V_{VSET} = 0.4V, V_{IN} = 3.8V, V_{OUT} = 3.3V$ TPS780330220






DROPOUT VOLTAGE vs OUTPUT CURRENT $\rm V_{VSET}$ = 0.4V, $\rm V_{OUT}$ = 3.3V (typ), $\rm V_{IN}$ = 0.95 \times V_OUT (typ) TPS780330220



DROPOUT VOLTAGE vs TEMPERATURE V_{OUT} = 3.3V (typ), V_{IN} = 0.95 × V_{OUT} (typ) TPS78001



DROPOUT VOLTAGE vs TEMPERATURE V_{VSET} = 0.4V, V_{OUT} = 3.3V (typ), V_{IN} = 0.95 × V_{OUT} (typ) TPS780330220





Figure 12.




Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.


GROUND PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 50$ mA, $V_{OUT} = 1.22$ V TPS78001




GROUND PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 0$ mA, $V_{VSET} = 1.2$ V, $V_{OUT} = 2.2$ V TPS780330220



GROUND PIN CURRENT vs INPUT VOLTAGE I_{OUT} = 50mA, V_{VSET} = 1.2V, V_{OUT} = 2.2V TPS780330220



GROUND PIN CURRENT vs INPUT VOLTAGE I_{OUT} = 150mA, V_{OUT} = 1.22V TPS78001



GROUND PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 1$ mA, $V_{VSET} = 1.2V$, $V_{OUT} = 2.2V$ TPS780330220




Figure 16.

GROUND PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 150$ mA, $V_{VSET} = 1.2$ V, $V_{OUT} = 2.2$ V TPS780330220





Figure 18.




Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.


GROUND PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 0$ mA, $V_{VSET} = 0.4$ V, $V_{OUT} = 3.3$ V TPS780330220




GROUND PIN CURRENT vs INPUT VOLTAGE



GROUND PIN CURRENT vs OUTPUT CURRENT V_{VSET} = 1.2V, V_{IN} = 5.5V, V_{OUT} = 2.2V TPS780330220



GROUND PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 1$ mA, $V_{VSET} = 0.4$ V, $V_{OUT} = 3.3$ V TPS780330220



GROUND PIN CURRENT vs INPUT VOLTAGE I_{OUT} = 150mA, V_{VSET} = 0.4V, V_{OUT} = 3.3V TPS780330220




Figure 22.

GROUND PIN CURRENT vs OUTPUT CURRENT V_{VSET} = 0.4V, V_{IN} = 5.5V, V_{OUT} = 3.3V TPS780330220




Figure 24.

5.7

 $T_J = -40^{\circ}C$

CURRENT LIMIT vs INPUT VOLTAGE

V_{OUT} = 90% V_{OUT} (typ), V_{OUT} = 1.22V (typ) TP\$78001





TYPICAL CHARACTERISTICS (continued)


280 270


260


Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.


















Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.









ENABLE PIN HYSTERESIS vs TEMPERATURE I_{OUT} = 1mA, TPS78001


Figure 33.



ENABLE PIN CURRENT vs INPUT VOLTAGE $I_{OUT} = 1mA$, $V_{OUT} = 1.22V$ TPS78001



ENABLE PIN CURRENT vs INPUT VOLTAGE I_{OUT} = 100 μ A, V_{VSET} = 0.4V, V_{OUT} = 3.3V TPS780330220



ENABLE PIN HYSTERESIS vs TEMPERATURE I_{OUT} = 1mA, TPS780330220




Figure 36.



Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.





Figure 37.



OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY C_{IN} = $1\mu F,\,C_{OUT}$ = $2.2\mu F,\,V_{VSET}$ = $1.2V,\,V_{IN}$ = 2.7V TPS780330220





Figure 39.

RIPPLE REJECTION vs FREQUENCY






Figure 41.




Figure 42.



Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.

OUTPUT VOLTAGE vs ENABLE (SLOW RAMP) TPS780330220





Figure 43.


INPUT VOLTAGE vs DELAY TO OUTPUT TPS780330220



Time (1ms/div)


Figure 44.

LINE TRANSIENT RESPONSE TPS780330220



Time (200μs/div) Figure 45.

LINE TRANSIENT RESPONSE TPS780330220



Time (200μs/div)

Figure 46.

LOAD TRANSIENT RESPONSE




Figure 47.

LOAD TRANSIENT RESPONSE TPS780330220





Figure 48.



0V


Over the operating temperature range of $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.2V, whichever is greater; $I_{OUT} = 100\mu A$, $V_{EN} = V_{VSET} = V_{IN}$, $C_{OUT} = 1\mu F$, and $C_{IN} = 1\mu F$, unless otherwise noted.

ENABLE PIN vs OUTPUT VOLTAGE RESPONSE AND OUTPUT CURRENT



Time (1ms/div)


Figure 49.



Time (1ms/div)

Figure 50.






Time (500µs/div)

Figure 51.

V_{SET} PIN TOGGLE TPS780330220



Time (500µs/div)

Figure 52.

V_{SET} PIN TOGGLE (SLOW RAMP) TPS780330220




Figure 53.



APPLICATION INFORMATION

APPLICATION EXAMPLES

The TPS780 series of LDOs typically take less than 800µs to transition from a lower voltage of 2.2V to a higher voltage of 3.3V under an output load of 150mA; see Figure 51. Additionally, the TPS780 series contain active pull-down circuitry that automatically pulls charge out of the voltage capacitor to transition the output voltage from the higher voltage to the lower voltage, even with no load connected. Output voltage overshoots undershoots are minimal under this load condition. The TPS780 series typically take less than 800µs to transition from V_{SET} low (3.3V to 2.2V), or V_{SET} high (2.2V to 3.3V); see Figure 51 and Figure 52. Both states of the TPS780 series factory-programmable between 1.5V to 4.2V. Note that during startup or steady-state conditions, it is important that the EN pin and V_{SET} pin voltages never exceed $V_{IN} + 0.3V$.




Figure 54. Typical Application Circuit

The TPS780 is also used effectively in dynamic voltage scaling (DVS) applications. DVS applications are required to dynamically switch between a high operational voltage to a low standby voltage in order to reduce power consumption. Modern multimillion gate microprocessors fabricated with the latest sub-micron processes save power by transitioning to a lower voltage to reduce leakage currents while maintaining content. This architecture enables the microprocessor to transition quickly into an operational state (wake up) without requiring a reload of the states from external memory, or a reboot.

Programming the TPS78001 Adjustable LDO Regulator

The output voltage of the TPS78001 adjustable regulator is programmed using an external resistor divider as shown in Figure 55. The output voltage operating range is 1.2V to 5.1V, and is calculated using Equation 1:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \tag{1}$$

Where:

 $V_{FB} = 1.216V$ typ (the internal reference voltage)

Resistors R_1 and R_2 should be chosen for approximately 1.2 μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided because leakage current into/out of FB across R_1/R_2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases $V_{OUT}.$ Table 2 lists several common output voltages and resistor values. The recommended design procedure is to choose R_2 = $1 M\Omega$ to set the divider current at $1.2 \mu A$, and then calculate R_1 using Equation 2:

$$R_1 = \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \times R_2 \tag{2}$$




Figure 55. TPS78001 Adjustable LDO Regulator Programming

Table 2. Output Voltage Programming Guide

OUTPUT VOLTAGE	R ₁	R ₂
1.8V	0.499ΜΩ	1ΜΩ
2.8V	1.33ΜΩ	1ΜΩ
5.0V	3.16ΜΩ	1ΜΩ

www.ti.com

Powering the MSP430 Microcontroller

Several versions of the TPS780 are ideal for powering the MSP430 microcontroller. Table 3 shows potential applications of some voltage versions.

Table 3. Typical MSP430 Applications

DEVICE	V _{OUT(HIGH)} (TYP)	V _{OUT(LOW)} (TYP)	APPLICATION
TPS780360200	3.6V	2.0V	V _{OUT, MIN} > 1.800V required by many MSP430s. Allows lowest power consumption operation.
TPS780360220	3.6V	2.2V	V _{OUT, MIN} > 2.200V required by some MSP430s FLASH operation.
TPS780360300	3.6V	3.0V	V _{OUT, MIN} > 2.700V required by some MSP430s FLASH operation.
TPS780360220	3.6V	2.2V	V _{OUT, MIN} < 3.600V required by some MSP430s. Allows highest speed operation.

The TPS780 family offers many output voltage versions to allow designers to optimize the supply voltage for the processing speed required of the MSP430. This flexible architecture minimizes the supply current consumed by the particular MSP430 application. The MSP430 total system power can be reduced by substituting the 500nA $I_{\rm Q}$ TPS780 series LDO in place of an existing ultra-low $I_{\rm Q}$ LDO (typical best case = 1µA). Additionally, DVS allows for increasing the clock speed in active mode (MSP430 $V_{\rm CC}$ = 3.6V). The 3.6V $V_{\rm CC}$ reduces the MSP430 time in active mode. In low-power mode, MSP430 system power can be further reduced by lowering the MSP430 $V_{\rm CC}$ to 2.2V in sleep mode.

Key features of the TPS780 series are an ultralow quiescent current (500nA), DVS, and miniaturized packaging. The TPS780 family are available in SON-6 and TSOT-23 packages. Figure 56 shows a typical MSP430 circuit powered by an LDO without DVS. Figure 57 is an MSP430 circuit using a TPS780 LDO that incorporates an integrated DVS, thus simplifying the circuit design. In a circuit without DVS, as Figure 56 illustrates, $V_{\rm CC}$ is always at 3.0V. When the MSP430 goes into sleep mode, $V_{\rm CC}$ remains at 3.0V; if DVS is applied, $V_{\rm CC}$ could be reduced in sleep mode. In Figure 57, the TPS780 LDO with integrated DVS maintains 3.6V $V_{\rm CC}$ until a logic high signal from the MSP430 forces $V_{\rm OUT}$ to level shift $V_{\rm OUT}$ from 3.6V down to 2.2V, thus reducing power in sleep mode.




Figure 56. Typical LDO without DVS




Figure 57. TPS780 with Integrated DVS

The other benefit of DVS is that it allows a higher $V_{\rm CC}$ voltage on the MSP430, increasing the clock speed and reducing the active mode dwell time.



The total system power savings is outlined in Table 4, Table 5, and Table 6. In Table 4, the MSP430 power savings are calculated for various MSP430 devices using a TPS780 series with integrated DVS versus a standard ultralow I_Q LDO without DVS. In Table 5, the TPS780 series quiescent power is calculated for a V_{IN} of 4.2V, with the same V_{IN} used for the ultralow I_{Q} LDO. Quiescent power dissipation in an LDO is the V_{IN} voltage times the ground current, because zero load is applied. After the dissipation power is calculated for the individual LDOs in Table 5, simple subtraction outputs the LDO power savings using the TPS780 series. Table 6 calculates the total system power savings using a TPS780 series LDO in place of an ultralow I_O 1.2μA LDO in an MSP430F1121 application. There are many different versions of the MSP430. Actual power savings will vary depending on the selected device.

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1\mu F$ to $1.0\mu F$ low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value

capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located near the power source. If source impedance is not sufficiently low, a $0.1\mu F$ input capacitor may be necessary to ensure stability.

The TPS780 is designed to be stable with standard ceramic capacitors with values of $1.0\mu F$ or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1.0Ω . With tolerance and dc bias effects, the minimum capacitance required to ensure stability is $1\mu F$.

BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance (such as PSRR, output noise, and transient response), it is recommended that the printed circuit board (PCB) be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

Table 4. DVS MSP430 Power Savings with the TPS780 Series on selected MSP430 Devices

DEVICE	LPM3 AT V _{CC} = 3V, I _Q (μA)	LPM3 AT V_{CC} = 3.0V \times I_{Q} (μ W)	LPM3 AT V _{CC} = 2.2V, I _Q (μA)	LPM3 AT V_{CC} = 2.2V \times I_{Q} (μ W)	μW SAVINGS USING ONLY DVS
MSP430F1121	1.6	4.8	0.7	1.5	3.3
MSP430F149	1.6	4.8	0.9	2.0	2.8
MSP430F2131	0.9	2.7	0.7	1.5	1.2
MSP430F249	1.0	3.0	0.9	2.0	1.0
MSP430F413	0.9	2.7	0.7	1.5	1.2
MSP430F449	1.6	4.8	1.1	2.4	2.4

Table 5. Typical Ultralow Io LDO Quiescent Power Dissipation Versus the TPS780 Series

TYPICAL ULTRALOW IQ LDO AT +25°C AMBIENT	TYPICAL ULTRALOW I _Q LDO AT +25°C AMBIENT POWER DISSIPATION	TPS780 SERIES TYPICAL I _Q AT +25°C AMBIENT	TPS780 SERIES AT +25C AMBIENT, POWER DISSIPATION	MSP430 SYSTEM POWER SAVINGS USING THE TPS780 SERIES
I _Q (μΑ)	$I_Q \times V_{IN} = 4.2V$ (μW)	TPS780 I _Q (μΑ)	$I_Q \times V_{IN} = 4.2V$ (μW)	QUIESCENT POWER DISSIPATION SAVINGS (μW)
1.20	5.04	0.42	1.76	3.28

Table 6. Total System Power Dissipation

	LDO DISSIPATION	MSP430 DISSIPATION	TOTAL SYSTEM POWER IN SLEEP MODE 3
Typical 1.2μA LDO, no DVS	5.04μW	4.8μW ⁽¹⁾	9.84μW
TPS780 Series with DVS	1.76μW	1.5μW ⁽¹⁾	3.26μW

(1) Value taken from Table 4 and relative to the MSP430F1121.



INTERNAL CURRENT LIMIT

The TPS780 series are internally current-limited to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS780 series has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current may be appropriate.

SHUTDOWN

The enable pin (EN) is active high and is compatible with standard and low-voltage CMOS levels. When shutdown capability is not required, EN should be connected to the IN pin, as shown in Figure 58. Figure 59 shows both EN and $V_{\rm SET}$ connected to IN. The TPS780 series, with internal active output pull-down circuitry, discharges the output to within 5% $V_{\rm OUT}$ with a time (t) shown in Equation 3:

$$t = 3 \left[\frac{10k\Omega \times R_L}{10k\Omega + R_L} \right] \times C_{OUT}$$
(3)

Where:

 R_L = output load resistance C_{OUT} = output capacitance




Figure 58. Circuit Showing EN Tied High when Shutdown Capability is Not Required




Figure 59. Circuit to Tie Both EN and V_{SET} High

DROPOUT VOLTAGE

The TPS780 series use a PMOS pass transistor to achieve low dropout. When $(V_{IN}-V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} approximately scales with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN}-V_{OUT})$ approaches dropout. This effect is shown in the Typical Characteristics section. Refer to application report SLVA207, *Understanding LDO Dropout*, available for download from www.ti.com.

TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response. For more information, see Figure 48.

ACTIVE VOUT PULL-DOWN

In the TPS780 series, the active pull-down discharges V_{OUT} when the device is off. However, the input voltage must be greater than 2.2V for the active pull-down to work.

MINIMUM LOAD

The TPS780 series are stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS780 series employ an innovative, low-current circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current. See Figure 47 for the load transient response.



THERMAL INFORMATION

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. Once the junction temperature cools to approximately +140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off again. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design heatsink), increase the (including temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS780 series has been designed to protect against overload conditions. However, it is not intended to replace proper heatsinking. Continuously running the TPS780 series into thermal shutdown degrades device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the Dissipation Ratings table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers Power improves the heatsink effectiveness. dissipation depends on input voltage and load conditions. Power dissipation (PD) is equal to the product of the output current times the voltage drop across the output pass element (VIN to VOUT), as shown in Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS780 series are available from the Texas Instruments web site at www.ti.com through the TPS780 series product folders.







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS78001DDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS78001DDCRG4	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS78001DDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS78001DDCTG4	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS78001DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS78001DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS78001DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS78001DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS780270200DDCR	PREVIEW	SOT	DDC	5	3000	TBD	Call TI	Call TI
TPS780270200DDCT	PREVIEW	SOT	DDC	5	250	TBD	Call TI	Call TI
TPS780330220DDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS780330220DDCRG4	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS780330220DDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS780330220DDCTG4	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS780330220DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS780330220DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS780330220DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS780330220DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

5-Aug-2008

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





i.com 29-Jul-2008


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficulties are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78001DDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78001DDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78001DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78001DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780330220DDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS780330220DDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS780330220DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780330220DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2






*All dimensions are nominal

7 til dilliciololio die Hominai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78001DDCR	SOT	DDC	5	3000	195.0	200.0	45.0
TPS78001DDCT	SOT	DDC	5	250	195.0	200.0	45.0
TPS78001DRVR	SON	DRV	6	3000	195.0	200.0	45.0
TPS78001DRVT	SON	DRV	6	250	195.0	200.0	45.0
TPS780330220DDCR	SOT	DDC	5	3000	195.0	200.0	45.0
TPS780330220DDCT	SOT	DDC	5	250	195.0	200.0	45.0
TPS780330220DRVR	SON	DRV	6	3000	195.0	200.0	45.0
TPS780330220DRVT	SON	DRV	6	250	195.0	200.0	45.0

DDC (R-PDSO-G5)


PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



THERMAL PAD MECHANICAL DATA




DRV (S-PDSO-N6)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRV (S-PDSO-N6)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated