

TPS2359 Full Featured Dual-Slot AdvancedMC™ Controller

FEATURES

- ATCA AdvancedMC[™] Compliant
- Full Control for Two AdvancedMC[™] Modules
- Independent 12-V Current Limit and Fast Trip
- 3.3-V and 12-V FET ORing for MicroTCA™
- Internal 3.3-V Current Limit and ORing
- Power Good and Fault Reporting Through I²C
- I²C Programmable Fault Times and Current Limits
- . FET Status Bits for all Channels
- 36-Pin PQFN Package

APPLICATIONS


- ATCA Carrier Boards
- MicroTCA™ Power Modules
- AdvancedMC[™] Slots
- Systems Using 12 V and 3.3 V
- Base Stations

DESCRIPTION

The TPS2359 dual-slot hot-plug controllers perform all necessary power interface functions for two AdvancedMC $^{\text{TM}}$ (Advanced Mezzanine Card) modules.

Two fully integrated 3.3-V channels provide inrush control, over-current protection, and FET ORing. Two 12-V channels provide the same functions using external FETs and sense resistors. The 3.3-V current limits are factory set to AdvancedMC™ compliant levels and the 12-V current limits are programmed using external sense resistors. The accurate current sense comparators of the TPS2359 satisfy the narrow ATCA™ AdvancedMC™ current limit requirements.

TPS2359 Application Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AdvancedMC, MicroTCA are trademarks of PICMG.



ORDERING INFORMATION (1)

DEVICE	TEMPERATURE	PACKAGE ⁽²⁾	ORDERING INFORMATION	
TPS2359	-40°C to 85°C	QFN36	TPS2359RHH	

(1) Add an R suffix to the device type for tape and reel.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	VALUE	UNIT
PASSx, BLKx	0 to 30	
IN12x; OUT12x; SENPx; SENMx; SETx; IRPT	0 to 17	
IN3x; OUT3x; EN3x; VDDx; SUMx; SDA, SCL	0 to 5	V
AGND, GNDx	-0.3 to 0.3	
A0, A1, A2	0 to VINT	
SUMx	5	
VINT	-1 to 1	mA
OUT3x	Internally limited	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device under any conditions beyond those indicated under recommended operating conditions is neither implied nor guaranteed. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

TEST METHOD	MIN	UNITS
Human Body Model (HBM)	2	kV
Charged Device model (CDM)	0.5	KV

DISSIPATION RATINGS

PACKAGE	θJA - High-k (°C/W)	
36 QFN	35	

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
V _{IN12x}	Payload power input voltage	8.5	12	15	
V _{IN3x}	Management power input voltage	3	3.3	4	V
V _{VDD3x,3}	Management power supply voltage	3	3.3	4	
I _{OUT3x}	Management power output current			165	mA
I _{SUMx}	Summing pin current		100	1000	^
PASSx pin board leakage current		-1		1	μΑ
	VINT bypass capacitance	1	10	250	nF
TJ	Operating junction temperature range	-40		125	°C

Product Folder Link(s): TPS2359

⁽²⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document or see the TI Web site at www.ti.com.



ELECTRICAL CHARACTERISTICS(1)

IN3A = IN3B = VDD3A = VDD3B = 3.3 V. IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12 V. EN3A = EN3B = AGND = GNDA = GNDB = 0 V. SUM12A = SUM12B = 6.8 k Ω to ground. SUM3A = SUM3B = 3.3 k Ω to ground. All other pins open. All I2C bits at default values. Over free air temperature operating range and all voltages referenced to AGND, unless otherwise noted. over operating free-air temperature range (unless otherwise noted)

PARAMETER	PARAMETER CONDITIONS				UNITS
ENABLE Inputs					
Threshold voltage, falling edge		1.2	1.3	1.4	V
Hysteresis (2)		20	50	80	mV
Pullup current2	EN3x = 0 V	5	8	15	^
Input bias current	EN3x = 5 V		1	5	μΑ
3.3-V turn off time	EN3x deasserts to V_{OUT3x} < 1.0 V, C_{OUT} = 0 μF			10	
12-V turn off time	EN3x deasserts to V_{OUT12x} < 1.0 V, C_{OUT} = 0 μF , Q_{GATE} = 35 nF			20	μs
VINT		·			
Output voltage	0 < I _{VINT} < 50 μA	2	2.3	2.8	V
Power GOOD Comparators					
Throphold voltage	12xPG, falling OUT12x	10.2	10.5	10.8	V
Threshold voltage	3xPG, falling OUT3x	2.7	2.8	2.9	V
Hysteresis	12xPG, measured at OUT12x		130		mV
nysteresis	3xPG, measured at OUT3x		50		111.0
Fault Timer					
Minimum fault time	3xFT[4:0] = 12xFT[4:0] = 00001B		1		ms
Fault time bit weight			0.5		1113
Timer duty cycle	= (fault time) / (retry period)	1.4%	1.5%	1.6%	
12-V Summing node					
Input referred offset	V_{SENMx} = 10.8 - 13.2 V, V_{SENPx} = V_{SENMx} + 50 mV, measure V_{SETx} - V_{SENMx}	-2		2	mV
Summing threshold	12xCL[3:0] = 1111B, VPASSx = 15 V	0.66	0.675	0.69	V
Leakage current	VSETx = VSENMx - 10 mV			1	μΑ
12-V Current limit		·			
Current limit threshold	$R_{SUMx}=6.8~k\Omega,~R_{SETx}=422~\Omega,$ increase I_{LOADx} and measure $V_{SENPx}-V_{SENMx}$ when $V_{PASSx}=15~V$	47.5	50	52.5	mV
Sink current in current limit	V _{SUMx} = 1 V, V _{PASSx} = 12 V, measure I _{PASSx}	20		40	μΑ
Fast trip threshold	Measure V _{SENPx} – V _{SENMx}	80	100	120	mV
Fast turn-off delay ⁽²⁾	20-mV overdrive, $C_{PASSx} = 0$ pF, t_{p50-50}		200	300	ns
Bleed down resistance	V _{OUT} = 6 V	1.1	1.6	2.1	kΩ
Bleed down threshold		75	100	130	mV
Timer start threshold	V _{PASSx} – V _{INx} when fault timer starts	5	6	7	V

⁽¹⁾ When setting an address bit to a logic 1 the pin should be connected to VINT.

⁽²⁾ Not production tested.



IN3A = IN3B = VDD3A = VDD3B = 3.3 V. IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12 V. EN3A = EN3B = AGND = GNDA = GNDB = 0 V. SUM12A = SUM12B = 6.8 k Ω to ground. SUM3A = SUM3B = 3.3 k Ω to ground. All other pins open. All I2C bits at default values. Over free air temperature operating range and all voltages referenced to AGND, unless otherwise noted. over operating free-air temperature range (unless otherwise noted)

PARAMETER	PARAMETER CONDITIONS		TYP	MAX	UNITS
12-V UVLO		<u> </u>	1		
UVLO rising	IN12x rising	8.1	8.5	8.9	
UVLO hysteresis	IN12x falling	0.44	0.5	0.59	V
12-V BLOCKING		,		,	
Turn-on threshold	Measure V _{SENPx} – V _{OUTx}	5	10	15	mV
Turn-off threshold	Measure V _{SENPx} – V _{OUTx}	-5	-3	0	mv
Turn-off delay ⁽³⁾	20-mV overdrive, C _{BLKx} = 0 pF, t _{p50-50}		200	300	ns
12-V Gate drivers (PASSx, BI	_Kx)				
Output voltage	V _{INx} = V _{OUTx} = 10 V	21.5	23	24.5	V
Sourcing current	$V_{IN12x} = V_{OUT12x} = 10 \text{ V}, V_{PASSx} = V_{BLKx} = 17 \text{ V}$	20	30	40	μΑ
Sinking current	Fast turnoff, $V_{PASSx} = V_{BLKx} = 14 \text{ V}$	0.5	1		Α
	Sustained, V _{PASSx} = V _{BLKx} = 4 – 25 V	6	14	25	mA
Pulldown resistance	In OTSD (at 150 °C)	14	20	26	kΩ
Fast turnoff duration (3)		5	10	15	ms
Safety gate pulldown ⁽³⁾	IRF3710, slew S or D 15 V in 1 ms			1.25	V
Startup time ⁽³⁾	IN12x rising to PASSx and BLKx sourcing			0.25	ms
3.3-V Summing node					
Summing threshold		655	675	695	mV
3.3-V Current limit					
On resistance	$I_{OUT3x} = 150 \text{ mA}$		290	500	mΩ
Current limit	$R_{SUM3x} = 3.3 \text{ k}\Omega$, $V_{OUT3x} = 0 \text{ V}$	170	195	225	A
Fast trip threshold		240	300	400	mA
Fast turn-off delay (3)	$I_{OUT3x} = 400 \text{ mA}, t_{p50-50}$		750	1300	ns
Bleed down resistance	V _{OUT3x} = 1.65 V	280	400	500	Ω
Bleed down threshold		75	100	130	mV
3.3-V UVLO					
UVLO rising	IN3x rising	2.65	2.75	2.85	V
UVLO hysteresis	IN3x falling	200	240	300	mV
3.3-V Blocking					
Turn-on threshold	Measure V _{IN3x} – V _{OUT3x}	5	10	15	mV
Turn-off threshold	Measure V _{IN3x} – V _{OUT3x}	-5	-3	0	IIIV
ORing turn-on delay	$V_{IN3x} = 3.3 \text{ V}, V_{OUT3x} = 3.5 \text{ V}, OUT3x = 100 \Omega \text{ to}$		300	350	μs
Fast turnoff delay ⁽³⁾	20 mV overdrive, t _{p50-50}		250	350	ns

⁽³⁾ Not production tested.



IN3A = IN3B = VDD3A = VDD3B = 3.3 V. IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12 V. EN3A = EN3B = AGND = GNDA = GNDB = 0 V. SUM12A = SUM12B = 6.8 k Ω to ground. SUM3A = SUM3B = 3.3 k Ω to ground. All other pins open. All I2C bits at default values. Over free air temperature operating range and all voltages referenced to AGND, unless otherwise noted. over operating free-air temperature range (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
Supply Currents (I _{INx} + I _{SENPx} + I _{SENx} + I _{SETx} + I _{VDDx})								
All channels enabled	$I_{OUT3A} = I_{OUT3B} = 0$		3.1	4	~ ∧			
All channels disabled		2.0	2.8	mA				
Thermal Shutdown			·	<u> </u>				
Whole-chip shutdown temperature (4)	T_J rising, $I_{OUT3A} = I_{OUT3B} = 0$	140	150					
3.3-V channel shutdown temperature (4)	T _J rising, I _{OUT3A} or I _{OUT3B} in current limit	130	140		°C			
Hysteresis (4)		10						
Serial Interface (SDA, SCL, A0-2, IF	RPT	1		,				
Lower logic threshold	A0 – A2	0.33	0.35	0.37	V			
Upper logic threshold	A0 – A2	1.32	1.35	1.38	V			
Input pullup resistance	$A0 - A2$, $V_{Ax} = 0$ V	400	700	1000	l ₁ O			
Input pulldown resistance	$A0 - A2$, $V_{Ax} = VINT$	200	350	550	kΩ			
Input open-circuit voltage	IAx = 0 V	0.5	0.8	1.0				
Threshold voltage, rising	SDA, SCL			2.3	V			
Threshold voltage, falling SDA, SCL		1.0						
Hysteresis ⁽⁴⁾	SDA, SCL	165			mV			
Leakage	SDA, IRPT			1	mA			
Input clock frequency	SCL			400	kHz			

⁽⁴⁾ Not production tested.

Signal and Pin Naming Convention

SIGNAL AND PIN NAMING

The PICMG™ AdvancedMC™ specification refers to 3.3 V power as Management Power and refers to 12 V power as Payload Power. This datasheet uses a naming convention that reflects the associated voltage (12 or 3.3 V) and arbitrary AdvancedMC™ slot (A or B).

- Signals and pins associated with slot A 12 V payload power end with 12A
- Signals and pins associated with slot A 3.3 V management power end with 3A
- Signals and pins associated with slot B 12 V payload power end with 12B
- Signals and pins associated with slot B 3.3 V management power end with 3B

Pins and signals unique to 12 V channels have only an A or B suffix.

The register names are similar except the voltage/slot identifier is at the beginning of the bit name.

Copyright © 2008, Texas Instruments Incorporated



DEVICE INFORMATION TPS2359 BLOCK DIAGRAMS






Figure 1. Payload Power Channel (two channels per device)




Management Power Channel (two channels per device)



Common Circuitry









TPS2359 TERMINAL FUNCTIONS

PIN # NAME TYPE DESCRIPTION 1 IN12A V _{DD} 12A input 2 SENPA I 12A input sense 3 SETA I 12A current limit set 4 SENMA I 12A current limit sense 5 VINT I/O Bypass capacitor connection point for internal sums. 6 SUM12A I/O 12A summing node 7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
2 SENPA I 12A input sense 3 SETA I 12A current limit set 4 SENMA I 12A current limit sense 5 VINT I/O Bypass capacitor connection point for internal sums. 6 SUM12A I/O 12A summing node 7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	upply, pullup for A0 – A2
3 SETA I 12A current limit set 4 SENMA I 12A current limit sense 5 VINT I/O Bypass capacitor connection point for internal sums. 6 SUM12A I/O 12A summing node 7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	upply, pullup for A0 – A2
4 SENMA I 12A current limit sense 5 VINT I/O Bypass capacitor connection point for internal su 6 SUM12A I/O 12A summing node 7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	upply, pullup for A0 – A2
5 VINT I/O Bypass capacitor connection point for internal su 6 SUM12A I/O 12A summing node 7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	upply, pullup for A0 – A2
6 SUM12A I/O 12A summing node 7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	upply, pullup for A0 – A2
7 SDA I/O Serial data input/output 8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
8 SCL I Serial data clock 9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
9 SUM12B I/O 12B summing node 10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
10 BLKB O 12B blocking transistor gate drive 11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
11 OUT12B I/O 12B output 12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
12 GNDB GND 12B power ground 13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
13 PASSB O 12B pass transistor gate drive 14 SENMB I 12B current limit sense	
14 SENMB I 12B current limit sense	
15 SETB I 12B current limit set	
16 SENPB I 12B input sense	
17 IN12B V _{DD} 12B input	
18 IN3B V _{DD} 3B input	
19 OUT3B I/O 3B output	
20 A1 I I ² C address programming bit, LSB+1	
21 SUM3B I/O 3B summing node	
22 VDD3B V _{DD} 3B charge pump input	
23 AGND GND Analog ground	
24 IRPT O Active low interrupt, asserts when a PG deasser	ts or when a FLT∖ asserts
25 SUM3A I/O 3A summing node	
26 A2 I I ² C address programming bit, LSB+2	
27 OUT3A I/O 3A output	
28 IN3A V _{DD} 3A input	
29 VDD3A V _{DD} 3A charge pump input	
30 EN3B I 3B enable, active high	
31 EN3A I 3A enable, active high	
32 PASSA O 12A pass transistor gate drive	
33 GNDA GND 12A power ground	
34 OUT12A I/O 12A output	
35 BLKA O 12A blocking transistor gate drive	
36 A0 I I ² C address programming bit, LSB	



DETAILED PIN DESCRIPTION

A0, A1, A2 These three pins select one of 27 unique I²C addresses for address of the TPS2359. Each pin may be tied to ground, tied to the VINT pin, or left open. See TPS2359 I²C Interface section for details.

AGND Ground pin for analog circuitry inside the TPS2359.

BLKx Gate drive pin for the 12x channel BLK FET. This pin sources 30 μ A to turn the FET on. An internal clamp prevents this pin from rising more than 14.5 V above OUT12x. Setting the ORENx bit low holds the BLKx pin low.

EN3x Active-high enable input. Pulling this pin low turns off channel 3x by pulling the gate of the internal pass FET to GND. An internal 200-k Ω resistor pulls this pin up to VINTwhen disconnected.

GNDx Ground pin for power circuitry associated with the 12x channel. These pins should connect to a ground plane shared with the AGND pin.

IN12x Supply pin for channel 12x internal circuitry.

IN3x Supply pin for channel 3x internal pass FET.

IRPT Open drain output that <u>pulls</u> low when internal circuitry sets any of the eight status bits in Register 7. Reading Register 7 restores IRPT to its high-Z state.

OUT12x Senses the output voltage of the channel 12x path.

OUT3x Output of the channel 3x internal pass FET.

PASSx Gate drive pin for the 12x channel PASS FET. This pin sources 30 μ A to turn the FET on. An internal clamps prevents this pin from rising more than 14.5 V above IN12x.

SCL Serial clock input for the I²C interface. For details of the SCL line, see TPS2359 I²C Interface section.

SDA Bidirectional I²C data line. For details of the SDA line, see TPS2359 I²C Interface section for details.

SENMx Senses the voltage on the low side of the channel 12x current sense resistor.

SENPx Senses the voltage on the high side of the channel 12x current sense resistor.

SETx A resistor connected from this pin to SENPx sets the current limit level in conjunction with the current sense resistor and the resistor connected to the SUM12x pin, as described in 12-V thresholds – setting current limit and fast over current trip section.


SUMx A resistor connected from this pin to ground forms part of the channel x current limit. As the current delivered to the load increases, so does the voltage on this pin. When the voltage on this pin reaches a threshold (by default 675 mV), the current limit amplifier acts to prevent the current from further increasing.

VDD3x Supply pin for channel3x internal circuitry.

VINT This pin connects to the internal 2.35-V rail. A 0.1-μF capacitor must be connected from this pin to ground. One can connect the A0–A2 pins to this supply to pull them high, but no other external circuitry should connect to VINT.



TYPICAL CHARACTERISTICS






Figure 2.
3-V CHANNEL ORING TURN-OFF THRESHOLD




Figure 3.

12-V CURRENT LIMIT THRESHOLD




Figure 4.

Figure 5.






Figure 8.

Figure 9.







Figure 12. OUT3A Short Circuit Under Full Load (165 mA) Zoom View

Figure 13. OUT3A Short Circuit Under Full Load (165 mA) Wide View








Figure 16. OUT12A Startup Into 80-Watt, 830-μF Load

Figure 17. OUT12A Short Circuit Under Full Load (6.7 A) Wide View

Ch1 Ch3






Figure 18. OUT12A Short Circuit Under Full Load (6.7 A) Zoom View

Figure 19. OUT12A Startup Into Short Circuit




Figure 20. OUT12A Overloaded While Supplying 6.7 A



REFERENCE INFORMATION

The TPS2359 has been designed to simplify compliance with the PICMG-AMC.R2.0 and PICMG-MTCA.0 specifications. These specifications were developed by the PCI Industrial Computer Manufacturers Group (PICMG). These two specifications are derivations of the PICMG-ATCA (Advanced Telecommunication Computing Architecture) specification originally released in December, 2002.

PICMG-AMC Highlights

- AMC Advanced Mezzanine Cards
- Designed to Plug into ATCA Carrier Boards
- AdvancedMC™ Focuses on Low Cost
- 1 to 8 AdvancedMC[™] per ATCA Carrier Board
- 3.3-V Management Power Maximum Current Draw of 150 mA
- 12-V Payload Power Converted to Required Voltages on AMC
- Maximum 80-W Dissipation per AdvancedMC™
- Hotswap and Current Limiting Must Be Present on Carrier Board
- For Details, see www.picmg.org/v2internal/AdvancedMC.htm

PICMG-MTCA Highlights

- MTCA MicroTelecommunications Computing Architecture
- Architecture for Using AMCs Without an ATCA Carrier Board
- Up to 12 AMCs per System, Plus Two MCHs, Plus Two CUs
- Focuses on Low Cost
- All functions of ATCA Carrier Board Must Be Provided
- MicroTCA is also known as MTCA, mTCA, or uTCA For Details, see www.picmg.org/v2internal/microTCA.htm

Control and Status Registers

Ten 8 bit registers are used to control and read the status of the TPS2359. Registers 0 and 1 control the 12A channel and register 2 controls the 3A channel. Similarly, registers 3 and 4 control the 12B channel and register 5 controls the 3B channel. Register 6 contains eight general configuration bits. Read-only registers 7, 8, and 9 report back system status to the I²C controller. All ten registers use the I²C protocol and are organized as follows:

Table 1. Top Level Register Functions

REG	R/W	SLOT	VOLTAGE	FUNCTION
0	R/W	Α	12	Set current limit, power good threshold, and OR functions of 12A.
1	R/W	Α	12	Set fault time, enable, and bleed down functions of 12A.
2	R/W	Α	3.3	Set fault time, enable, and bleed down functions of 3A.
3	R/W	В	12	Set current limit, power good threshold, and OR functions of 12B.
4	R/W	В	12	Set fault time, enable, and bleed down functions of 12B.
5	R/W	В	3.3	Set fault time, enable, and bleed down functions of 3B.
6	R/W	A, B	3.3, 12	System configuration controls.
7	R	A, B	3.3, 12	Fault and PG outputs for 3A, 12A, 3B, 12B – these bits set IRPT.
8	R	A, B	12	Over current and fast trip latches for 3A, 12A, 3B, 12B.
9	R	A, B	3.3, 12	Channel status indicators for 3A, 12A, 3B, 12B.



Summary of Registers

Table 2. Summary of Registers

BIT	NAME	DEFAULT	DESCRIPTION
Register 0 Rea	nd/Write channel 12	2A configuration	
0	12ACL0	1	Clearing bit reduces 12A current limit & fast threshold by 5%.
1	12ACL1	1	Clearing bit reduces 12A current limit & fast threshold by 10%.
2	12ACL2	1	Clearing bit reduces 12A current limit & fast threshold by 20%.
3	12ACL3	1	Clearing bit reduces 12A current limit & fast threshold by 40%.
4	12APG0	1	Clearing bit reduces 12A power good threshold by 600mV.
5	12APG1	1	Clearing bit reduces 12A power good threshold by 1.2 V.
6	12AHP	0	Setting bit shifts 12A OR VTURNOFF from -3 mV to +3 mV nominal.
7	12AOR	1	Clearing bit turns off 12A ORing FET by pulling BLKA low.
Register 1 Rea	nd/Write channel 12	A configuration	
0	12AFT0	1	Setting bit increases 12A fault time by 0.5 ms.
1	12AFT1	0	Setting bit increases 12A fault time by 1 ms.
2	12AFT2	0	Setting bit increases 12A fault time by 2 ms.
3	12AFT3	0	Setting bit increases 12A fault time by 4 ms.
4	12AFT4	0	Setting bit increases 12A fault time by 8 ms.
5	12AEN	0	Clearing bit disables 12A by pulling PASSA and BLKA to 0 V.
6	12AUV	0	Setting bit prevents enabling unless OUT12A < bleed down threshold.
7	12ADS	0	Clearing bit disconnects OUT12A bleed down resistor.
Register 2 Rea	nd/Write channel 3/	A configuration	
0	3AFT0	1	Setting bit increases 3A fault time by 0.5 ms.
1	3AFT1	0	Setting bit increases 3A fault time by 1 ms.
2	3AFT2	0	Setting bit increases 3A fault time by 2 ms.
3	3AFT3	0	Setting bit increases 3A fault time by 4 ms.
4	3AFT4	0	Setting bit increases 3A fault time by 8 ms.
5	3AEN	0	Clearing bit disables 3A.
6	3AUV	0	Setting bit prevents enabling unless OUT3A < bleed down threshold.
7	3ADS	0	Clearing bit disconnects OUT3A bleed down resistor.
Register 3 Rea	nd/Write channel 12	B configuration	
0	12BCL0	1	Clearing bit reduces 12B current limit & fast threshold by 5%.
1	12BCL1	1	Clearing bit reduces 12B current limit & fast threshold by 10%.
2	12BCL2	1	Clearing bit reduces 12B current limit & fast threshold by 20%.
3	12BCL3	1	Clearing bit reduces 12B current limit & fast threshold by 40%.
4	12BPG0	1	Clearing bit reduces 12B power good threshold by 600 mV.
5	12BPG1	1	Clearing bit reduces 12B power good threshold by 1.2 V.
6	12BHP	0	Setting bit shifts 12B OR VTURNOFF from –3 mV to +3 mV nominal.
7	12BOR	1	Clearing bit turns off 12B ORing FET by pulling BLKB low.
Register 4 Rea	nd/Write channel 12	B configuration	
0	12BFT0	1	Setting bit increases 12B fault time by 0.5 ms.
1	12BFT1	0	Setting bit increases 12B fault time by 1 ms.
2	12BFT2	0	Setting bit increases 12B fault time by 2 ms.
3	12BFT3	0	Setting bit increases 12B fault time by 4 ms.
4	12BFT4	0	Setting bit increases 12B fault time by 8 ms.
5	12BEN	0	Clearing bit disables 12B by pulling PASSB and BLKB to 0 V.
6	12BUV	0	Setting bit prevents enabling unless OUT12B < bleed down threshold.
7	12BDS	0	Clearing bit disconnects OUT12B bleed down resistor.

Product Folder Link(s): TPS2359



Table 2. Summary of Registers (continued)

BIT	NAME	DEFAULT	DESCRIPTION
Register 5 Rea	d/Write channel 31	3 configuration	
0	3BFT0	1	Setting bit increases 3B fault time by 0.5 ms.
1	3BFT1	0	Setting bit increases 3B fault time by 1 ms.
2	3BFT2	0	Setting bit increases 3B fault time by 2 ms.
3	3BFT3	0	Setting bit increases 3B fault time by 4 ms.
4	3BFT4	0	Setting bit increases 3B fault time by 8 ms.
5	3BEN	0	Clearing bit disables 3B.
6	3BUV	0	Setting bit prevents enabling unless OUT3B < bleed down threshold.
7	3BDS	0	Clearing bit disconnects OUT3B bleed down resistor.
Register 6 Rea	d/Write system co	nfiguration	
0	PPTEST	0	12-V pulldown test pin. Setting pin pulls the PASSx and BLKx pins to 0 V.
1	FLTMODE	0	Clearing bit latchs off channels after over-current fault. Setting bit allows channels to automatically attempt restart after fault.
2	SPARE	0	This bit must always be set to 0.
3	3ORON	0	Setting bit enables 3A and 3B to prevent reverse current flow.
4	12VNRS	0	Non Redundant System in rush control bit. Setting bit allows increased inrush current in 12A and 12B with proper setting of 12xCLx bits.
5	AIRM	0	Setting this masking bit prevents REG7 bits 3:0 from setting IRPT.
6	BIRM	0	Setting this masking bit prevents REG7 bits 7:4 from setting IRPT.
7	DCC	0	Setting bit allows the 12 V channels to operate despite loss of 3.3 V. This bit should be low for uTCA and AMC applications
Register 7 Rea	d only latched IRP	T channel status	s indicators, cleared on read
0	12APG	0	Latches high when OUT12A goes from above V _{TH_PG} to below V _{TH_PG} .
1	12AFLT	0	Latches high when 12A fault timer has run out.
2	3APG	0	Latches high when OUT3A goes from above V _{TH PG} to below V _{TH PG} .
3	3AFLT	0	Latches high when 3A fault timer has run out.
4	12BPG	0	Latches high when OUT12B goes from above V _{TH_PG} to below V _{TH_PG} .
5	12BFLT	0	Latches high when 12B fault timer has run out.
6	3BPG	0	Latches high when OUT3B goes from above V _{TH PG} to below V _{TH PG} .
7	3BFLT	0	Latches high when 3B fault timer has run out.
Register 8 Rea	d only latched over	ercurrent indicato	ors, cleared on Read
0	12AOC	0	Latches high when 12A enters over-current.
1	12AFTR	0	Latches high if 12A fast trip threshold exceeded.
2	3AOC	0	Latches high when 3A enters over-current.
3	3AFTR	0	Latches high if 3A fast trip threshold exceeded.
4	12BOC	0	Latches high when 12B enters over-current.
5	12BFTR	0	Latches high if 12B fast trip threshold exceeded.
6	звос	0	Latches high when 3B enters over-current.
7	3BFTR	0	Latches high if 3B fast trip threshold exceeded.
Register 9 Rea	d only unlatched I		
0	12ABS	-	High indicates BLKA commanded high.
1	12APS	-	Low indicates V _{PASSA} > V _{OUT12A} + 61 V.
2	3ABS	-	Low indicates IN3A > OUT3A.
3	12BBS	-	High indicates BLKB commanded high.
4	12BPS	-	Low indicates V _{PASSB} > V _{OUTB} + 61 V.
5	3BBS	-	Low indicates IN3B > OUT3B.
6	3AGS	-	Low indicates channel 3A gate is driven on ($V_{GATE} > (V_{IN} + 1.75 V)$.
7	3BGS	-	Low indicates channel 3B gate is driven on ($V_{GATE} > (V_{IN} + 1.75 \text{ V})$.
		l	January Control of Con

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated



Detailed Description of Registers

Register 0

Table 3. Register 0: Channel 12A Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION		
0	12ACL0	1	Clearing bit reduces 12A current limit & fast threshold by 5%.		
1	12ACL1	1	Clearing bit reduces 12A current limit & fast threshold by 10%.		
2	12ACL2	1	Clearing bit reduces 12A current limit & fast threshold by 20%.		
3	12ACL3	1	Clearing bit reduces 12A current limit & fast threshold by 40%.		
4	12APG0	1	Clearing bit reduces 12A power good threshold by 600 mV.		
5	12APG1	1	Clearing bit reduces 12A power good threshold by 1.2 V.		
6	12AHP	0	Setting bit shifts 12A OR VTURNOFF from –3 mV to +3 mV nominal.		
7	12AOR	1	Clearing bit turns off 12A ORing FET by pulling BLKA low.		

12ACL[3:0] These four bits adjusts the 12A current limit and fast trip threshold using the I²C interface. Setting the bits to 1111B places the 12A current limit at its maximum level, corresponding to 675 mV at SUM12A. The fast trip threshold then equals 100 mV. Clearing all bits reduces the current limit and fast trip threshold to 25% of these maximums.

12APG[1:0] These two bits adjust the 12A power good threshold. Setting the bits to 11B places the power good threshold at its maximum level of 10.5 V. Setting the bits to 00B places the threshold at its minimum level of 8.7 V. The lower thresholds may prove desirable in systems that routinely experience large voltage droops.

12AHP Setting this bit moves the 12A ORing turn off threshold from -3 mV to +3 mV. A positive threshold prevents reverse current from flowing through the channel, but it may cause the ORing FET to repeatedly cycle on-and-off if the load cannot maintain the required positive voltage drop across the combined resistance of the external FETs and the sense resistor. For further information, see Adjusting Oring Turn Off threshold For High Power Loads section

12AOR Clearing this bit forces the BLKA pin low, keeping the 12A ORing FET off. Clearing this bit does not prevent current from flowing through the FET's body diode.

Copyright © 2008, Texas Instruments Incorporated



Table 4. Register 1: Channel 12A Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION		
0	12AFT0	1	Setting bit increases 12A fault time by 0.5 ms.		
1	12AFT1	0	Setting bit increases 12A fault time by 1 ms.		
2	12AFT2	0	Setting bit increases 12A fault time by 2 ms.		
3	12AFT3	0	Setting bit increases 12A fault time by 4 ms.		
4	12AFT4	0	Setting bit increases 12A fault time by 8 ms.		
5	12AEN	0	Clearing bit disables 12A by pulling PASSA and BLKA to 0 V.		
6	12AUV	0	Setting bit prevents enabling unless OUT12A < bleed down threshold.		
7	12ADS	0	Clearing bit disconnects OUT12A bleed down resistor.		

12AFT[4:0] These five bits adjust the 12A channel fault time. The least-significant bit has a nominal weight of 0.5 ms, so fault times ranging from 0.5 ms (for code 00001B) to 15.5 ms (for code 11111B) can be programmed. In general the shortest fault time that fully charges downstream bulk capacitors without generating a fault should be used. Once the load capacitors have fully charged, the fault time can be reduced to provide faster short circuit protection. See Setting Fault Time section.

12AEN This bit serves as a master enable for channel 12A. Setting this bit allows the 12A channel to operate normally. Clearing this bit disables the channel by pulling PASSA and BLKA low.

12AUV Setting this bit prevents channel 12A from turning on until OUT12A falls below the bleed down threshold of 100 mV. This feature ensures that downstream devices reset by requiring their supply voltage to fall to nearly zero before the channel can enable them.

12ADS Clearing this bit disconnects the bleed down resistor that otherwise connects from OUT12A to ground. Systems using redundant power supplies should clear 12ADS to prevent the bleed down resistor from continuously sinking current.



Table 5. Register 2: Channel 3A Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION		
0	3AFT0	1	Setting bit increases 3A fault time by 0.5 ms.		
1	3AFT1	0	Setting bit increases 3A fault time by 1 ms.		
2	3AFT2	0	Setting bit increases 3A fault time by 2 ms.		
3	3AFT3	0	Setting bit increases 3A fault time by 4 ms.		
4	3AFT4	0	Setting bit increases 3A fault time by 8 ms.		
5	3AEN	0	Clearing bit disables 3A.		
6	3AUV	0	Setting bit prevents enabling unless OUT3A < bleed down threshold.		
7	3ADS	0	Clearing bit disconnects OUT3A bleed down resistor.		

3AFT[4:0] These five bits adjust the 3A channel fault time. The least-significant bit has a nominal weight of 0.5 ms, so fault times ranging from 0.5 ms (for code 00001B) to 15.5 ms (for code 11111B) can be programmed. In general the shortest fault time that fully charges downstream bulk capacitors without generating a fault should be used. See Setting Fault Time section.

3AEN This bit serves as a master enable for channel 3A. Setting this bit allows the 3A channel to operate normally, provided the EN3A pin is also asserted. Clearing this bit disables the channel by removing gate drive to the internal pass FET, regardless of the state of the EN3A pin.

3AUV Setting this bit prevents channel 3A from turning on until OUT3A falls below the bleed down threshold of 100 mV. This feature ensures that downstream devices reset by requiring their supply voltage to fall to nearly zero before the channel can enable them.

3ADS Clearing this bit disconnects the bleed down resistor that otherwise connects from OUT3A to ground. Systems using redundant power supplies should clear 3ADS to prevent the bleed down resistor from continuously sinking current.

Product Folder Link(s): TPS2359

Copyright © 2008, Texas Instruments Incorporated



Table 6. Register 3: Channel 12B Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION		
0	12BCL0	1	Clearing bit reduces 12B current limit & fast threshold by 5%.		
1	12BCL1	1	Clearing bit reduces 12B current limit & fast threshold by 10%.		
2	12BCL2	1	Clearing bit reduces 12B current limit & fast threshold by 20%.		
3	12BCL3	1	Clearing bit reduces 12B current limit & fast threshold by 40%.		
4	12BPG0	1	Clearing bit reduces 12B power good threshold by 600 mV.		
5	12BPG1	1	Clearing bit reduces 12B power good threshold by 1.2 V.		
6	12BHP	0	Setting bit shifts 12B OR VTURNOFF from –3 mV to +3 mV nominal.		
7	12BOR	1	Clearing bit turns off 12B ORing FET by pulling BLKB low.		

12BCL[3:0] These four bits adjusts the 12B current limit and fast trip threshold using the I²C interface. Setting the bits to 1111B places the 12B current limit at its maximum level, corresponding to 675 mV at SUM12B. The fast trip threshold then equals 100 mV. Clearing all bits reduces the current limit and fast trip threshold to 25% of these maximums.

12BPG[1:0] These two bits adjust the 12B power good threshold. Setting the bits to 11B places the power good threshold at its maximum level of 10.5 V . Setting the bits to 00B places the threshold at its minimum level of 8.7 V. The lower thresholds may prove desirable in systems that routinely experience large voltage droops.

12BHP Setting this bit moves the 12B ORing turn off threshold from -3 mV to +3 mV. A positive threshold prevents reverse current from flowing through the channel, but it may cause the ORing FET to repeatedly cycle on-and-off if the load cannot maintain the required positive voltage drop across the combined resistance of the external FETs and the sense resistor. For further information, see Adjusting ORing Turn Off threshold For High Power Loads section.

12BOR Clearing this bit forces the BLKB pin low, keeping the 12B ORing FET off. Clearing this bit does not prevent current from flowing through the FET's body diode.

22 Submit



Table 7. Register 4: Channel 12B Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION
0	12BFT0	1	Setting bit increases 12B fault time by 0.5 ms.
1	12BFT1	0	Setting bit increases 12B fault time by 1 ms.
2	12BFT2	0	Setting bit increases 12B fault time by 2 ms.
3	12BFT3	0	Setting bit increases 12B fault time by 4 ms.
4	12BFT4	0	Setting bit increases 12B fault time by 8 ms.
5	12BEN	0	Clearing bit disables 12B by pulling PASSB and BLKB to 0 V.
6	12BUV	0	Setting bit prevents enabling unless OUT12B < bleed down threshold.
7	12BDS	0	Clearing bit disconnects OUT12B bleed down resistor.

12BFT[4:0] These five bits adjust the 12B channel fault time. The least-significant bit has a nominal weight of 0.5 ms, so fault times ranging from 0.5 ms (for code 00001B) to 15.5 ms (for code 11111B) can be programmed. In general the shortest fault time that fully charges downstream bulk capacitors without generating a fault should be used. Once the load capacitors have fully charged, the fault time can be reduced to provide faster short circuit protection. See Setting Fault Time section.

12BEN This bit serves as a master enable for channel 12B. Setting this bit allows the 12B channel to operate normally. Clearing this bit disables the channel by pulling PASSB and BLKB low.

12BUV Setting this bit prevents channel 12B from turning on until OUT12B falls below the bleed down threshold of 100 mV. This feature ensures that downstream devices reset by requiring their supply voltage to fall to nearly zero before the channel can enable them.

12BDS Clearing this bit disconnects the bleed down resistor that otherwise connects from OUT12B to ground. Systems using redundant power supplies should clear 12BDS to prevent the bleed down resistor from continuously sinking current.

Copyright © 2008, Texas Instruments Incorporated



Table 8. Register 5: Channel 3B Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION		
0	3BFT0	1	Setting bit increases 3B fault time by 0.5 ms.		
1	3BFT1	0	Setting bit increases 3B fault time by 1 ms.		
2	3BFT2	0	Setting bit increases 3B fault time by 2 ms.		
3	3BFT3	0	Setting bit increases 3B fault time by 4 ms.		
4	3BFT4	0	Setting bit increases 3B fault time by 8 ms.		
5	3BEN	0	Clearing bit disables 3B.		
6	3BUV	0	Setting bit prevents enabling unless OUT3B < bleed down threshold.		
7	3BDS	0	Clearing bit disconnects OUT3B bleed down resistor.		

3BFT[4:0] These five bits adjust the 3B channel fault time. The least-significant bit has a nominal weight of 0.5 ms, so fault times ranging from 0.5 ms (for code 00001B) to 15.5 ms (for code 11111B) can be programmed. In general the shortest fault time that fully charges downstream bulk capacitors without generating a fault should be used. See Setting Fault Time section.

3BEN This bit serves as a master enable for channel 3B. Setting this bit allows the 3B channel to operate normally, provided the EN3B pin is also asserted. Clearing this bit disables the channel by removing gate drive to the internal pass FET, regardless of the state of the EN3B pin.

3BUV Setting this bit prevents channel 3B from turning on until OUT3B falls below the bleed down threshold of 100 mV. This feature ensures that downstream devices reset by requiring their supply voltage to fall to nearly zero before the channel can enable them.

3BDS Clearing this bit disconnects the bleed down resistor that otherwise connects from OUT3B to ground. Systems using redundant power supplies should clear 3BDS to prevent the bleed down resistor from continuously sinking current.



Table 9. Register 6: System Configuration (Read/write)

BIT	NAME	DEFAULT	DESCRIPTION			
0	PPTEST	0	12-V pulldown test pin. Asserting this pulls the PASSx and BLKx pins to 0 V.			
1	FLTMODE	0	Clearing bit forces channels to latch off after over-current fault. Setting bit allows channels to automatically attempt restart after fault.			
2	SPARE	0	This bit must always be set to 0.			
3	3ORON	0	Setting bit enables 3A and 3B to prevent reverse current flow. Clearing bit disables 3A and 3B ORing.			
4	12VNRS	0	Non Redundant System in rush control bit. Setting bit allows increased inrush current in 12A and 12B.			
5	AIRM	0	Setting this masking bit prevents REG7 bits 3:0 from setting IRPT.			
6	BIRM	0	Setting this masking bit prevents REG7 bits 7:4 from setting IRPT.			
7	DCC	0	Setting bit allows the 12 V channels to operate despite loss of 3.3 V. For uTCA and AMC applications this bit should be low.			

PPTEST This bit is used for testing the fast turnoff feature of the PASSx and BLKx pins. Setting this bit enables the fast turnoff drivers for all four pins. Clearing this bit restores normal operation. PPTEST allows the fast turnoff drivers to operate at full current indefinitely, whereas they would normally operate for only about 15 S. While using PPTEST the energy dissipated in the fast turnoff drivers must be externally limited to 1 mJ per driver to prevent damage to the TPS2359.

FLTMODE Setting this bit allows a channel to attempt an automatic restart after an overcurrent condition has caused it to time out and shut off. The retry interval equals approximately 100 times the programmed fault time. The FLTMODE bit affects all four channels. If cross-connection is enabled (DCC = 0), a fault on channel 3A turns off channel 12A, and a fault on channel 3B turns off channel 12B. If a 3.3-V channel automatically restarts because FLTMODE = 1, the associated 12-V channel remains disabled until its enable bit (12AEN or 12BEN) is cycled on and off.

SPARE This bit must always be set to 0.

30RON Setting this bit allows the 3.3-V ORing function to operate normally. Clearing this bit prevents the 3.3-V channels from disabling if their output voltage exceeds their input voltage . This bit is typically cleared for non-redundant systems.

12VNRS Setting this bit increases the current limit for either 12-V channel to its maximum value during the initial inrush period that immediately follows the enabling of the channel. During inrush, the current limit behaves as if 12xCL[3:0] = 1111B. After the current drops below this limit, signifying the end of the inrush period, the current limit returns to normal operation.

AIRM Setting this bit prevents the 12APG, 12AFLT, 3APG, and 3AFLT bits from setting the IRPT pin.

BIRM Setting this bit prevents the 12APG, 12BFLT, 3BPG, and 3BFLT bits from setting the IRPT pin.

DCC Setting this bit disables cross-connection. If DCC = 0, when a 3.3-V channel experiences a fault, both it and its associated 12-V channel turn off. Specifically, a fault on channel 3A turns off channel 12A, and a fault on channel 3B turns off channel 12B. If DCC = 1, then the 12-V channels continue to operate even if their associated 3.3-V channels experience faults.

Product Folder Link(s): TPS2359



Table 10. Register 7: Latched IRPT Channel Status Indicators (Read-only, cleared on read)

BIT	NAME	DEFAULT	DESCRIPTION		
0	12APG	0	Latches high when OUT12A goes from above V _{TH_PG} to below V _{TH_PG} .		
1	12AFLT	0	Latches high when 12A fault timer has run out.		
2	3APG	0	Latches high when OUT3A goes from above V _{TH_PG} to below V _{TH_PG} .		
3	3AFLT	0	Latches high when 3A fault timer has run out.		
4	12BPG	0	Latches high when OUT12B goes from above V _{TH_PG} to below V _{TH_PG} .		
5	12BFLT	0	Latches high when 12B fault timer has run out.		
6	3BPG	0	Latches high when OUT3B goes from above V _{TH_PG} to below V _{TH_PG} .		
7	3BFLT	0	Latches high when 3B fault timer has run out.		

12APG This bit is set if the voltage on OUT12A drops below the power-good threshold set by the 12APG[1:0] bits, and it remains set until Register 7 is read. If AIRM = 0, setting this bit asserts the IRPT pin.

12AFLT This bit is set if the fault timer on channel 12A has run out, and it remains set until Register 7 is read. If AIRM = 0, setting this bit asserts the IRPT pin.

3APG This bit is set if the voltage on OUT3A drops below the power-good threshold, and it remains set until Register 7 is read. If AIRM = 0, setting this bit asserts the IRPT pin.

3AFLT This bit is set if the fault timer on channel 3A has run out, and it remains set until Register 7 is read. If AIRM = 0, setting this bit asserts the IRPT pin.

12BPG This bit is set if the voltage on OUT12B drops below the power-good threshold set by the 12BPG[1:0] bits, and it remains set until Register 7 is read. If BIRM = 0, setting this bit asserts the IRPT pin.

12BFLT This bit is set if the fault timer on channel 12B has run out, and it remains set until Register 7 is read. If BIRM = 0, setting this bit asserts the IRPT pin.

3BPG This bit is set if the voltage on OUT3B drops below the power-good threshold, and it remains set until Register 7 is read. if BIRM = 0, setting this bit asserts the IRPT pin.

3BFLT This bit is set if the fault timer on channel 3B has run out, and it remains set until Register 7 is read. If BIRM = 0, setting this bit asserts the IRPT pin.



Table 11. Register 8: Latched Status Indicators (Read-only, cleared on read)

BIT	NAME	DEFAULT	DESCRIPTION
0	12AOC	0	Latches high when 12A enters over-current.
1	12AFTR	0	Latches high if 12A fast trip threshold exceeded.
2	3AOC	0	Latches high when 3A enters over-current.
3	3AFTR	0	Latches high if 3A fast trip threshold exceeded.
4	12BOC	0	Latches high when 12B enters over-current.
5	12BFTR	0	Latches high if 12B fast trip threshold exceeded.
6	3BOC	0	Latches high when 3B enters over-current.
7	3BFTR	0	Latches high if 3B fast trip threshold exceeded.

12AOC This bit is set if the voltage on the PASSA pin drops below the timer start threshold, signifying a current limit condition. This bit remains set until Register 8 is read.

12AFTR This bit is set if the voltage across the sense resistor for channel 12A exceeds the fast trip threshold. This bit remains set until Register 8 is read.

3AOC This bit is set if the gate-to-source voltage on the channel 3A pass FET drops low enough to start the fault timer. This bit remains set until Register 8 is read.

3AFTR This bit is set if the current through channel 3A exceeds the fast trip threshold. This bit remains set until Register 8 is read.

12BOC This bit is set if the voltage on the PASSB pin drops below the timer start threshold, signifying a current limit condition. This bit remains set until Register 8 is read.

12BFTR This bit is set if the voltage across the sense resistor for channel 12B exceeds the fast trip threshold. This bit remains set until Register 8 is read.

3BOC This bit is set if the gate-to-source voltage on the channel 3B pass FET drops low enough to start the fault timer. This bit remains set until Register 8 is read.

3BFTR This bit is set if the current through channel 3B exceeds the fast trip threshold. This bit remains set until Register 8 is read.

Copyright © 2008, Texas Instruments Incorporated



Table 12. Register 9: Unlatched Status Indicators (Read-only)

BIT	NAME	DEFAULT	DEFAULT DESCRIPTION			
0	12ABS	-	High indicates BLKA commanded high.			
1	12APS	-	Low indicates V _{PASSA} > VOUT12A + 61V.			
2	3ABS	-	Low indicates IN3A > OUT3A.			
3	12BBS	-	High indicates BLKB commanded high.			
4	12BPS	-	Low indicates V _{PASSB} > VOUTB + 61V.			
5	3BBS	-	Low indicates IN3B > OUT3B.			
6	3AGS	-	Low indicates channel 3A gate is driven on (VGATE > VIN + 1.75 V).			
7	3BGS	-	Low indicates channel 3B gate is driven on (VGATE > VIN + 1.75 V).			

12ABS This bit goes high when the 12A ORing logic commands the BLKA pin high (25 V) and the BLKA FET should be on.

12APS This bit goes low when the 12A PASS pin is above the timer start threshold (OUT12A + 7 V), indicating that the 12A PASS FET should be on.

3ABS This bit goes low when the 3A ORing logic commands the pass 3A FET on, indicating that a reverse blocking condition does not exist.

12BBS This bit goes high when the 12B ORing logic commands the BLKB pin high (25 V) and the BLKB FET should be on.

12BPS This bit goes low when the 12B PASS pin is above the timer start threshold (OUT12B + 7 V), indicating that the 12B PASS FET should be on.

3BBS This bit goes low when the 3B ORing logic commands the 3B pass FET on, indicating that a reverse blocking condition does not exist.

3AGS This bit goes low when the 3A FET gate-to-source voltage exceeds 1.75 V, indicating that the 3A FET should be on.

3BGS This bit goes low when the 3B FET gate-to-source voltage exceeds 1.75 V, indicating that the 3B FET should be on.



APPLICATION INFORMATION

Introduction

The TPS2359 controls two 12-V power paths and two 3.3-V power paths. Each power path can draw from a single common supply, or from two independent supplies. The TPS2359 occupies a 36-pin QFN package. An I²C interface not only enables the implementation of two AdvancedMC[™] slots using one small integrated circuit, but it also provides many opportunities for design customization. The following sections describe the main functions of the TPS2359 and provide guidance for designing systems around this device.

Control Logic and Power-On Reset

The TPS2359's circuitry, including the I²C interface, draws power from an internal bus fed by a preregulator. A capacitor attached to the VINT pin provides decoupling and output filtering for this preregulator. It can draw power from any of four inputs (IN12A, IN12B, IN3A, or IN3B) or from any of four outputs (OUT12A, OUT12B, OUT3A, or OUT3B). This feature allows the internal circuitry to function regardless of which channels receive power, or from what source. The four external FET drive pins (PASSA, PASSB, BLKA, and BLKB) are held low during startup to ensure that the two 12-V channels remain off. The internal 3.3-V channels are also held off. When the voltage on the internal VINT rail exceeds approximately 1 V, the power-on reset circuit loads the internal registers with the default values listed in Detailed Description of Registers section.

Enable Functions

Table 13 lists the specific conditions required to enable each of the four channels of the TPS2359. The 3.3-V channels each have an active-high enable pin with a 200-kΩ internal pullup resistor. The enable pin must be pulled high, or allowed to float high, in order to enable the channel. The I²C interface includes an enable bit for each of the four channels. The bit corresponding to a channel must be set in order to enable it. All four channels also include bleed down threshold comparators. Setting the bleed down control bit ensures that a channel cannot turn on until its output voltage drops below about 100 mV. This feature supports applications in which removal and restoration of power re-initializes the state of downstream loads. The 12-V channels also include a cross-connection feature to support PICMG.AMCTM and MicroTCATM requirements. When enabled, this feature ensures that when a 3.3-V output drops below 2.85 V the associated 12-V channel will automatically shut off. This feature can be disabled by setting the DCC bit in Register 6.

Table 13. Enable Requirements

Channel	Enable pins	Enable bits	Bleed down	Cross connection
3A	EN3A > 1.4 V	3AEN = 1	OUT3A < 0.1 V or 3AUV = 0	
3B	EN3B > 1.4 V	3BEN = 1	OUT3B < 0.1 V or 3BUV = 0	
12A		12AEN = 1	OUT12A < 0.1 V or 12AUV = 0	$\overline{3APG} = 0 \text{ or DCC} = 1$
12B		12BEN = 1	OUT12B < 0.1 V or 12BUV = 0	3BPG = 0 or DCC = 1

Product Folder Link(s): TPS2359



Fault, Power Good, Overcurrent, and FET Status Bits

The TPS2359 I²C interface includes six status bits for each channel, for a total of 24 bits. These status bits occupy registers 7, 8, and 9. The following table summarizes the locations of these bits:

Table 14. TPS2359 Status Bit Locations (1)

FUNCTION	12A	3A	12B	3B		
FUNCTION		REGISTER [bit]				
Power Good (PG)	R7[0]	R7[2]	R7[4]	R7[6]		
Overcurrent Time out Fault (FLT)	R7[1]	R7[3]	R7[5]	R7[7]		
Momentary Overcurrent (OC)	R8[0]	R8[2]	R8[4]	R8[6]		
Overcurrent Fast Trip (FTR)	R8[1]	R8[3]	R8[5]	R8[7]		
12-V Block FET Status (12xBS)	R9[0]		R9[3]			
12-V Pass FET Status (12xPS)	R9[1]		R9[4]			
3-V Block Status (3xBS)		R9[2]		R9[5]		
3-V Gate Status (3xGS)		R9[6]		R9[7]		

⁽¹⁾ For a description of each bit, refer to Detailed Description of Registers section.

Current Limit and Fast Trip Thresholds

All four channels monitor current by sensing the voltage across a resistor. The 3.3-V channels use internal sense resistors with a nominal value of 290 m Ω . The 12-V channels use external sense resistors that typically lie in the range of 4 - 10 m Ω . Each channel features two distinct thresholds: a current limit threshold and a fast trip threshold.

The current limit threshold sets the regulation point of a feedback loop. If the current flowing through the channel exceeds the current limit threshold, then this feedback loop reduces the gate-to-source voltage imposed on the pass FET. This causes the current flowing through the channel to settle to the value determined by the current limit threshold. For example, when a module first powers up, it draws an inrush current to charge its load capacitance. The current limit feedback loop ensures that this inrush current does not exceed the current limit threshold.

The current limit feedback loop has a finite response time. Serious faults such as shorted loads require a faster response in order to prevent damage to the pass FETs or voltage sags on the supply rails. A comparator monitors the current flowing through the sense resistor, and if it ever exceeds the fast trip threshold, then it immediately shuts off the channel. The channel turns back on slowly, allowing the current limit feedback loop time to respond. One normally sets the fast trip threshold some 2 – 5 times higher than the current limit.



3.3V Current Limiting

The 3.3-V management power channels include internal pass FETs and current sense resistors. The on-resistance of a management channel - including pass FET, sense resistor, metallization resistance, and bond wires - typically equals 290 m Ω and never exceeds 500 m Ω . The AdvancedMCTM specification allows a total of 1 Ω between the power source and the load. The TPS2359 never consumes more than half of this budget.

The 3.3-V fast trip function protects the channel against short-circuit events. If the current through the channel exceeds a nominal value of 300 mA, then the TPS2359 immediately disables the internal pass transistor and then allows it to slowly turn back on into current limiting.

The 3.3-V current limit function internally limits the current to comply with the AdvancedMC[™] and MicroTCA[™] specifications. External resistor RSUM3x allows the user to adjust the current limit threshold. The nominal current limit threshold ILIMIT equals

$$I_{LIMIT} = \frac{650V}{R_{SUM3x}} \tag{1}$$

A 3320- Ω resistor gives a nominal current limit of $I_{LIMIT} = 195$ mA which complies with AdvancedMCTM and MicroTCATM specifications. This resistance corresponds to an EIA 1% value. Alternatively, a 3.3-k Ω resistor will also suffice. Whenever a 3.3-V channel enters current limit, its fault timer begins to operate (see Fault Timer Programming section).

The 3.3-V over-temperature shutdown trips if a 3.3-V channel remains in current limit so long that the die temperature exceeds approximately 140°C. When this occurs, any 3.3-V channel operating in current limit turns off until the chip cools by approximately 10°C. This feature prevents a prolonged fault on one 3.3-V channel from disabling the other 3.3-V channel, or disabling either of the 12-V channels.

3.3-V ORing

The 3.3-V channels limit reverse current flow by sensing the input-to-output voltage differential and turning off the internal pass FET when this differential drops below -3 mV, which corresponds to a nominal reverse current flow of 10 mA. The pass FET turns back on when the differential exceeds +10 mV. These thresholds provide a nominal 13 mV of hysteresis to help prevent false triggering. This feature allows the implementation of redundant power supplies (also known as supply ORing).

If the 3.3-V channels do not use redundant supplies, then one can clear the 3ORON bit to disable the ORing circuitry. This precaution eliminates the chance that transients might trigger the ORing circuitry and upset system operation.

12-V Fast Trip and Current Limiting

Figure 21 shows a simplified block diagram of the circuitry associated with the fast trip and current limit circuitry within a 12-V channel. Each 12-V channel requires an external N-channel pass FET and three external resistors. These resistors allow the user to independently set the fast trip threshold and the current limit threshold, as described below.

The 12-V fast trip function protects the channel against short-circuit events. If the voltage across external resistor R_{SENSE} exceeds the 100-mV fast trip threshold, then the TPS2359 immediately disables the pass transistor. The 12xCL bits set the magnitude of the fast trip threshold. When 12xCL = 1111B, the fast trip threshold nominally equals 100 mV. The fast trip current I_{FT} corresponding to this threshold equals

$$I_{FT} = \frac{100mV}{R_{SENSE}} \tag{2}$$

Copyright © 2008, Texas Instruments Incorporated



The recommended value of $R_{SENSE} = 5 \text{ m}\Omega$ sets the fast trip threshold at 20 A for 12xCL = 1111B. This choice of sense resistor corresponds to the maximum 19.4-A inrush current allowed by the MicroTCATM specification.

The 12-V current limit function regulates the PASSx pin voltage to prevent the current through the channel from exceeding I_{LIMIT} . The current limit circuitry includes two amplifiers, A1 and A2, as shown in Figure 21. Amplifier A1 forces the voltage across external resistor R_{SET} to equal the voltage across external resistor R_{SENSE} . The current that flows through R_{SET} also flows through external resistor R_{SUM} , generating a voltage on the 12SUMx pin equal to:

$$V_{12SUMx} = \left(\frac{R_{SENSE}R_{SUM}}{R_{SET}}\right)I_{SENSE} \tag{3}$$

Amplifier A2 senses the voltage on the 12SUMx pin. As long as this voltage is less than the reference voltage on its positive input (nominally 0.675 V for 12xCL = 0000B), the amplifier sources current to PASSx. When the voltage on the 12SUMx pin exceeds the reference voltage, amplifier A2 begins to sink current from PASSx. The gate-to-source voltage of pass FET MPASS drops until the the voltages on the two inputs of amplifier A2 balance. The current flowing through the channel then nominally equals:

$$I_{LIMIT} = \left(\frac{R_{SET}}{R_{SUM}R_{SENSE}}\right) \times 0.675V \tag{4}$$

The recommended value of R_{SUM} is 6810 Ω . This resistor should never equal less than 675 Ω to prevent excessive currents from flowing through the internal circuitry. Using the recommended values of R_{SENSE} = 5 m Ω and R_{SUM} = 6810 Ω gives:

$$I_{LIMIT} = \frac{(0.0198A)}{\Omega} \times R_{SET} \tag{5}$$

A system capable of powering an 80-Watt AdvancedMCTM module should provide 8.25 A, +/- 10%, according to MicroTCATM specifications. The above equation suggests $R_{SET} = 417 \Omega$. The nearest 1% EIA value equals 422 Ω . The selection of R_{SET} for MicroTCATM power modules is described in the Redundant vs. Non-redundant Inrush Current Limiting section.




Figure 21. 12-V Channel Threshold Circuitry

32



Redundant vs Non-Redundant Inrush Current Limiting

The TPS2359 can support either redundant or non-redundant systems. Redundant systems generally use a single fixed current limit, as described above. Non-redundant systems can benefit from a higher current limit during inrush to compensate for the lack of a redundant supply. The MicroTCA™ standard allows up to 19.4 A for up to 200 ms in non-redundant systems, while limiting individual supplies in redundant systems to 9.1 A at all times. One can optimize the performance of the system for either application by properly setting the 12VNRS bit that controls inrush limiting. The ability to change the inrush profile using 12VNRS makes it possible to reconfigure a controller for redundant or non-redundant operation with a single bit. This is particularly useful for MicroTCA Power Modules which may be deployed in redundant or non-redundamnt systems.

The 12VNRS bit affects the value of the 12xCL bits during inrush. Setting 12VNRS causes the current limit threshold and fast trip threshold to behave as if 12xCL = 1111B during inrush. Once the current flowing through the channel falls below the current limit threshold, the current limit threshold and fast trip threshold correspond to the actual values of the 12xCL bits.

Figure 22 helps illustrate the behavior of the 12VNRS bit. Figure 22A shows that setting the 12xCL bits to 1111B results in a current limit equal to IMAX. Figure 22B shows how the 12xCL bits affect the current limit when the 12VNRS bit is cleared. Setting 12xCL = 0111B reduces the current limit to 60% of I_{MAX} . Figure 22C shows how the 12xCL bits affect the current limit when the 12VNRS bit is set. The current limit initially equals I_{MAX} , but as soon as the current drops below this level, the current limit resets to 60% of I_{MAX} and remains there so long as the channel remains enabled.




Figure 22. Current Limits in Redundant and Non-Redundant Systems

Copyright © 2008, Texas Instruments Incorporated



Example 1:

Set up 12A to start into an 80 W load and charge a 1600 uF capacitor in less than 3 ms. Set an operational I_{LIMIT} of 8.25 A +/- 10%.

First, calculate how much current is needed for capacitor charging and powering the load;

$$I_{STARTUP} = I_{CHARGE} + I_{LOAD} = 6.4A + 6.67 A = 13.7 A$$

Where:

 I_{CHARGE} = CV/T = 1600uF x 12V / .003 s = 6.4 A I_{LOAD} = P_{LOAD} / V_{LOAD} = 80 W / 12V = 6.67 A

Now calculate R_{SET} for an I_{LIMIT} of 13.7 A.

$$R_{SET} = (I_{LIMIT} \times R_{SENSE} \times R_{SUM}) / 0.675$$

= 691 (closest 1% value = 698

Where;

 $R_{SUM} = 6810$

 $R_{SENSE} = 5 \text{ m}$

Now $I_{LIMIT} = 0.675R_{SET} / (R_{SUM} R_{SENSE}) = 13.83 A$

If R0 [3:0] are set to 0111 and R6 [4] = 1 the current limit will drop to 60% of the programmed maximum after dropping out of current limit following inrush. The operational current limit is now;

 $I_{LIMIT} = 0.6 \text{ x } I_{INRUSH} = 0.6 \text{ x } 13.83 = 8.3 \text{ A}$

The 8.3 A limit complies with 8.25 A +/- 10 %.

Note - These calculations use all nominal values and neglect di/dt rates at turn on.

Figure 23. Inrush Current Limiting Example 1



Example 2:

Set up 12A to startup into an 80 W load and charge a 1600 uF at not more than 17 A nominal. Then drop to an operational I_{LIMIT} of 8.25 A +/-10%.

 $I_{STARTUP} = 17 A$

First, the correct R_{SET} must be found to set maximum I_{LIMIT} to less than 17 A.

$$R_{SET} = (I_{LIMIT} \times R_{SENSE} \times R_{SUM}) / 0.675$$

= 857 (closest 1% value = 845)

Where;

 $R_{SUM} = 6810$

 $R_{SENSE} = 5 \text{ m}$

Now
$$I_{LIMIT} = 0.675R_{SET} / (R_{SUM} R_{SENSE}) = 16.75 A$$

Neglecting current slew time, this will charge the 1600 uF capacitor in 1.9 ms.

If R0 [3:0] are set to 0101 and R6 [4] = 1 the current limit will drop to 50% of the programmed maximum after dropping out of current limit following inrush. The operational current limit is now;

$$I_{LIMIT} = 0.5 \text{ x } I_{INRUSH} = 0.5 \text{ x } 16.75 = 8.38 \text{ A}$$

The new $8.38 \,\text{A}$ current limit is within the spec of $8.25 \,\text{A}$ +/- $10 \,\%$.

Note - These calculations use all nominal values.

Figure 24. Inrush Current Limiting Example 2

Table 15. Configuring 12-V Current Limits in Non-Redundant Systems

R _{SET}	12xCLx [3:0]	I _{LIMIT} - INRUSH 12VNRS		I _{LIMIT} OPERATIO		C _{BULK} CHARGE TIME (ms)		FAULT TIME (ms)	
		R6[4]=0	R6[4]=1	NAL 12VNRS = 1	P _{LOAD} (W)	800 μ F	1600 μ F	800 μ F	1600 μ F
412	1111	8.17	8.17	8.17	80	6.4	12.8	8.5	17
698	111	13.84	8.3	8.3	80	1.34	2.68	2	3.5
845	101	16.75	8.38	8.38	80	0.95	1.9	1.5	3

Product Folder Link(s): TPS2359



Multiswap Operation in Redundant Systems

TheTPS2359 features an additional mode of operation called Multiswap redundancy. This technique does not require a microcontroller, making it simpler and faster than the redundancy schemes described in the MicroTCA™ standard. Multiswap is especially attractive for AdvancedMC™ applications requiring redundancy, but need not comply with the MicroTCA™ power module standard.

In order to implement multiswap redundancy, connect the SUM pins of the redundant channels together and tie a single R_{SUM} resistor from this node to ground. The current limit thresholds now apply to the sum of the currents delivered by the redundant supplies. When implementing multiswap redundancy on 12-V channels, all of the channels must use the same values of resistors for R_{SENSE} and R_{SET} .

Figure 25 compares the redundancy technique advocated by the MicroTCA™ specification with multiswap redundancy. MicroTCA™ redundancy independently limits the current delivered by each power source. The current drawn by the load cannot exceed the sum of the current limits of the individual power sources. Multiswap redundancy limits the current drawn by the load to a fixed value regardless of the number of operational power sources. Removing or inserting power sources within a multiswap system does not affect the current limit seen by the load.

MicroTCA™ Redundancy Multiswap Redundancy **Power Source 1 Power Source 2 Power Source 1 Power Source 2 TPS2359 TPS2359 TPS2359 TPS2359** SUM12x SUM12x SUM12x SUM12x SUM3x SUM3x SUM3x SUM3x ⋛ μC μC R_{SUM12x} **Backplane Backplane**

Figure 25. MicroTCA Redundancy vs. Multiswap Redundancy



12-V Inrush Slew Rate Control

As normally configured, the turn-on slew rate of the 12-V channel output voltage V_{OUT12x} equals:

$$\frac{dV_{out}}{dt} \cong \frac{I_{src}}{C_g} \tag{6}$$

where I_{SRC} equals the current sourced by the PASSx pin (nominally 30 μ A) and C_g equals the effective gate capacitance. For purposes of this computation, one can assume that the effective gate capacitance approximately equals the reverse transfer capacitance, C_{RSS} . To reduce the slew rate, increase C_g by connecting additional capacitance from PASSx to ground. Place a resistor of at least 1000 Ω in series with the additional capacitance to prevent it from interfering with the fast turn off of the FET.




Figure 26. RC Slew Rate Control

Copyright © 2008, Texas Instruments Incorporated



12-V ORing Operation for Redundant Systems

The 12-V channels use external pass FETs to provide reverse current blocking. The TPS2359 pulls the BLKx pin high when the input-to-output differential voltage IN12x-OUT12x exceeds a nominal value of 10 mV, and it pulls the pin low when this differential falls below a nominal value of -3 mV. These thresholds provide a nominal 13 mV of hysteresis to help prevent false triggering.

The source of the blocking FET connects to the source of the pass FET, and the drain of the blocking FET connects to the load. This orients the body diode of the blocking FET such that it conducts forward current and blocks reverse current. The body diode of the blocking FET does not normally conduct current because the FET turns on when the voltage differential across it exceeds 10 mV.

Applications that do not use the blocking FET should clear the associated 12xOR bit to turn off the internal circuitry that drives the BLKx pin.

12-V ORing for High-Power Loads

The 12AHP and 12BHP bits adjust the ORing turn-off thresholds of the 12A and 12B channels, respectively. Clearing these bits sets the ORing turn-off thresholds to the default nominal value of -3 mV. Setting these bits shifts the thresholds up by 6 mV to a nominal value of +3 mV (Figure 27). Shifting the turn-off threshold to a postive value ensures that the blocking FET shuts off before any reverse current flows.

A light load may not draw sufficient current to keep the input-to-output differential VIN12x–OUT12x above 3 mV. When this happens, the blocking FET shuts off and then the differential voltage increases until it turns back on. This process endlessly repeats, wasting power and generating noise. Therefore 12AHP or 12BHP should only be set for high-power loads that satisfy the relationship

$$I_{LOAD} > \frac{10mV}{R_{SENSE} + R_{DSonPASS} + R_{DSonBLK}}$$

$$(7)$$

where I_{LOAD} equals the current drawn by the load, R_{SENSE} equals the value of the sense resistor, $R_{DS(on)PASS}$ equals the maximum on-resistance of the pass FET, and $R_{DSo(n)BLK}$ equals the maximum on-resistance of the blocking FET.

Example: If $R_{SENSE} = R_{HSFET} = R_{ORFET} = 5 \text{ m}\Omega$ then a high-power load must always draw at least 667 mA. Most, although not all, AdvancedMCTM loads can benefit from using the high-power bits 12AHP and 12BHP.




Figure 27. 12-V ORing Thresholds - High Power vs. Low Power



Internal Bleed-Down Resistors and Bleed-Down Thresholds

The TPS2359 includes two features intended to support downstream loads that require removal and reapplication of power to properly reset their internal circuitry. Disabling and re-enabling a channel of the TPS2359 will not necessarily reset such a load because the capacitance attached to the output bus may not fully discharge.

The TPS2359 includes four bleed down comparators that monitor the output rails through pins OUT12A, OUT12B, OUT3A, and OUT3B. The I²C interface includes four bits that enable these comparators — 3ADS, 3BDS, 12ADS, and 12BDS. Enabling a bleed down comparator prevents its corresponding channel from turning on until the output voltage drops below about 100 mV. This precaution ensures that the output rail drops so low that all downstream loads properly reset.

In case the downstream load cannot quickly bleed off charge from the output capacitance, the TPS2359 also includes bleed down resistors connected to each output rail through pins OUT12A, OUT12B, OUT3A, and OUT3B. Internal switches connect these resistors from their corresponding rails to ground when the channels are disabled, providing that one sets the appropriate bits in the I2C interface. These bits are named 12AUV, 12BUV, 3AUV, and 3BUV. Clearing these bits ensures that the corresponding resistors never connect to their buses.

If redundant supplies connect to an output, then one should clear the corresponding bleed-down threshold and bleed-down resistor bits. Failing to clear the bleed-down threshold bit will prevent the channel from enabling so long as the redundant supply continues to hold up the output rail. Failing to clear the bleed-down resistor bit will cause current to continually flow through the resistor when the TPS2359 is disabled and the redundant supply holds up the output bus.

Fault Timer Programming

Each of the TPS2359's four channels includes a fault timer. This timer begins operating whenever the channel enters current limit. If the channel remains in current limit so long that the fault timer runs out, then the channel turns off the pass FET and reports a fault condition by means of the xFLT bit in the I²C interface.

The four fault timers are independently programmable from 0.5 to 16 ms in steps of 0.5 ms using the appropriate xFT bits. A code of xFT = 00001B corresponds to the minimum programmable time of 0.5 ms. The code xFT = 00000B corresponds to an extremely short time interval of no practical use.

The locations of the fault timer programming bits are:

REGISTER [bit] **CHANNEL** 4 ms 8 ms 2 ms 1 ms 0.5 ms 12A R1[4] R1[3] R1[2] R1[1] R1[0] 12B R4[4] R4[3] R4[2] R4[1] R4[0] ЗА R2[4] R2[3] R2[2] R2[1] R2[0] R5[4] R5[3] R5[2] R5[1] R5[0]

Table 16. Fault Time Control Bits

The user should select the shortest fault times sufficient to allow down-stream loads and bulk capacitors to charge. Shorter fault times reduce the stresses imposed on the pass FETs under fault conditions. This consideration may allow the use of smaller and less expensive pass FETs for the 12-V channels.

The TPS2359 supports two modes of fault timer operation. Clearing the FLTMODE bit causes a channel to latch off whenever its fault timer runs out. The channel remains off until it has been disabled and re-enabled (see Enable Functions section). The TPS2359 operates in this manner by default. Setting the FLTMODE bit causes a faulted channel to automatically attempt to turn back on after a delay roughly one hundred times the fault time. This process repeats until either the fault disappears or the user disables the channel. The pass FET for a 12-V channel with a shorted output must therefore continuously dissipate

$$P_{fault} \approx 0.01 \cdot V_{IN12x} I_{CL} \tag{8}$$

where VIN12x equals the voltage present at the input of the 12-V channel and I_{CL} equals the current limit setting for this channel (the inrush current if 12VNRS is set).

Copyright © 2008, Texas Instruments Incorporated



TPS2359 I²C Interface

The TPS2359 digital interface meets the specifications for an I²C bus operating in the high-speed mode. One can configure the interface to recognize any one of 27 separate I²C addresses using the A0, A1, and A2 pins (Table 17 I²C Addressing). These pins accept any of three distinct voltage levels. Connecting a pin to ground generates a low level (L). Connecting a pin to VINT generates a high level (H). Leaving a pin floating generates a no-connect level (NC).

Table 17. I²C Addressing

	EXTERNAL PINS		I ² C (Device) ADDRESS					
A2	A1	A0	Dec	Hex	Binary			
L	L	L	8	8	1000			
L	L	NC	9	9	1001			
L	L	Н	10	0A	1010			
L	NC	L	11	0B	1011			
L	NC	NC	12	0C	1100			
L	NC	Н	13	0D	1101			
L	Н	L	14	0E	1110			
L	Н	NC	15	0F	1111			
L	Н	Н	16	10	10000			
NC	L	L	17	11	10001			
NC	L	NC	18	12	10010			
NC	L	Н	19	13	10011			
NC	NC	L	20	14	10100			
NC	NC	NC	21	15	10101			
NC	NC	Н	22	16	10110			
NC	Н	L	23	17	10111			
NC	Н	NC	24	18	11000			
NC	Н	Н	25	19	11001			
Н	L	L	26	1A	11010			
Н	L	NC	27	1B	11011			
Н	L	Н	28	1C	11100			
Н	NC	L	29	1D	11101			
Н	NC	NC	30	1E	11110			
Н	NC	Н	31	1F	11111			
Н	Н	L	32	20	100000			
Н	Н	NC	33	21	100001			
Н	Н	Н	34	22	100010			



The I²C hardware interface consists of two wires known as serial data (SDA) and serial clock (SCL). The interface is designed to operate from a nominal 3.3-V supply. SDA is a bidirectional wired-OR bus that requires an external pullup resistor, typically a 2.2-k Ω resistor connected from SDA to the 3.3-V supply.

The I²C protocol assumes one device on the bus acts as a master and another device acts as a slave. The TPS2359 supports only slave operation with two basic functions called register write and register read.

Register Write: Figure 28 Format of a Register Writeshows the format of a register write. First the master issues a start condition, followed by a seven-bit I²C address. Next the master writes a zero to signify that it wishes to conduct a write operation. Upon receiving an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a second acknowledge, the master writes the eight-bit data value for the register across the bus. Upon receiving a third acknowledge, the master issues a stop condition. This action concludes the register write.




Figure 28. Format of a Register Write. Shaded Regions Denote Bus Control by TPS2358/9

Register Read: Figure 29 Format of a Register Read shows the format of a register read. First the master issues a start condition followed by a seven-bit I²C address. Next, the master writes a zero to signify that it will conduct a write operation. Upon receiving an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a second acknowledge, the master issues a repeat start condition. Then the master issues a seven-bit I²C address followed by a one to signify that it will conduct a read operation. Upon receiving a third acknowledge, the master releases the bus to the TPS2359. The TPS2359 then writes the eight-bit data value from the register across the bus. The master acknowledges receiving this byte and issues a stop condition. This action concludes the register read.




Figure 29. Format of a Register Read. Shaded Regions Denote Bus Control by TPS2358/9

Copyright © 2008, Texas Instruments Incorporated



Using the TPS2359 to Control Two AdvancedMC™Slots

The TPS2359 has been designed for use in systems under I^2C control. Figure 30 shows the TPS2359 in a typical system implementing redundant power sources. A non-redundant application would omit the blocking FETs and leave the BLKx pins unconnected.




Figure 30. Block Diagram of TPS2359 In a Redundant System



Layout Consideration

TPS2359 applications require careful attention to layout in order to ensure proper performance and minimize susceptibility to transients and noise. Important points to consider include:

- 1. Connect AGND, GNDA, and GNDB to a ground plane.
- 2. Place 0.01-μF or larger ceramic bypass capacitors on IN12A, IN12B, VDD3A, and VDD3B. Minimize the loop area created by the leads running to these devices.
- 3. Minimize the loop area between the SENMx and SENPx leads by running them side-by-side. Use Kelvin connections at the points of contact with R_{SENSE} (Figure 31).
- 4. Minimize the loop area between the SETx and SENPx leads. Connect the SETx leads to the same Kelvin points as the SENPx leads, or as close to these points as possible.
- 5. Size the following runs to carry at least 20 Amps:
 - Runs on both sides of R_{SENSE}
 - Runs from the drains and sources of the external FETs
- 6. Minimize the loop area between the OUT12x and SENPx leads.
- 7. Size the runs to IN3x and OUT3x to carry at least 1 Amp.
- 8. Soldering the powerpad of the TPS2359 to the board will improve thermal performance.




Figure 31. SENMx and SENPx Runs Side-by-Side to Maximize Common Mode Rejection

NOTE:

Additional details omitted for clarity.



Transient Protection

The need for transient protection in conjunction with hot-swap controllers should always be considered. When the TPS2359 interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The following equation estimates the magnitude of these voltage spikes:

$$V_{SPIKE} = V_{NOM} + I_{LOAD} \sqrt{\frac{L}{C}}$$
(9)

where V_{NOM} equals the nominal supply voltage, I_{LOAD} equals the load current, C equals the capacitance present at the input or output of the TPS2359, and L equals the effective inductance seen looking into the source or the load. The inductance due to a straight length of wire equals approximately

$$L_{StraightWire} \approx 0.2 \times L \times ln \left(\frac{4L}{D} - 0.75 \right) \quad nH \tag{10}$$

where L equals the length of the wire and D equals its diameter.

If sufficient capacitance to prevent transients from exceeding the absolute ratings of the TPS2359 cannot be included the application will require the addition of transient protectors.



PACKAGE OPTION ADDENDUM

26-Jun-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2359RHHR	ACTIVE	QFN	RHH	36	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2359RHHT	ACTIVE	QFN	RHH	36	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2359RHHR	QFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2
TPS2359RHHT	QFN	RHH	36	250	180.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2






*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2359RHHR	QFN	RHH	36	2500	346.0	346.0	33.0
TPS2359RHHT	QFN	RHH	36	250	190.5	212.7	31.8

RHH (S-PQFP-N36)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHH (S-PQFP-N36)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated