



DUAL-SLOT PC CARD™ POWER-INTERFACE SWITCH WITH RESET FOR SERIAL PCMCIA CONTROLLER

FEATURES

- Fully Integrated V_{CC} and V_{PP} Switching for Dual-Slot PC Card™ Interface
- P²C[™] 3-Lead Serial Interface Compatible With CardBus[™] Controller
- Meets PC Card Standard
- RESET for System Initialization of PC Cards
- 12-V Supplies Can Be Disabled Except During
 12-V Flash Programming
- Short-Circuit and Thermal Protection
- 30-Pin SSOP (DB)
- Compatible With 3.3-V, 5-V, AND 12-V PC Cards
- Low r_{DS(on)} (95-mΩ, 5-V V_{CC} Switch; 85-mΩ
 3.3-V V_{CC} Switch)
- Break-Before-Make Switching

APPLICATIONS

- Notebook and Desktop Computers
- Set-Top Boxes
- Personal Digital Assistants(PDAs)
- Digital Cameras
- Bar Code Scanners

DESCRIPTION

The TPS2206A PC CardBusTM power-interface switch provides an integrated power-management solution for two PC CardTM sockets. This device allows the controlled distribution of 3.3 V, 5 V, and 12 V to each card slot. The current-limiting and thermal-protection features eliminate the need for fuses. Current-limit reporting helps the user isolate a system fault. The switch $r_{DS(on)}$ and current-limit values are set for the peak and average current requirements stated in the PC CardTM specification, and are optimized for cost.

The TPS2206A is pin and/or functionally compatible with the TPS2206, TPS2216, TPS2216A, TPS2226, TPS2226A, and TPS2228 with a few exceptions, as shown in the Available Options table.

AVAILABLE OPTIONS

| | INDEPENDENT | PIN VARIATION | | | | | INPUT |
|-------------|---------------------------|---------------|-----|-----------|-----|------|-------------------|
| PART NUMBER | V _{PP} SWITCHING | RESET RESET | | SHDN MODE | | STBY | VOLTAGES |
| TPS2206 | No | Yes | Yes | No | No | No | 3.3 V, 5 V, 12 V |
| TPS2206A | No | Yes | No | Yes | No | No | 3.3 V, 5 V, 12 V |
| TPS2216 | Yes/No(1) | Yes | Yes | No | Yes | Yes | 3.3 V, 5 V, 12 V |
| TPS2216A | Yes/No(1) | Yes | Yes | No | Yes | Yes | 3.3 V, 5 V, 12 V |
| TPS2226 | Yes | Yes | No | Yes | No | No | 3.3 V, 5 V, 12 V |
| TPS2226A | Yes | Yes | No | Yes | No | No | 3.3 V, 5 V, 12 V |
| TPS2228 | Yes | Yes | No | Yes | No | No | 1.8 V, 3.3 V, 5 V |

⁽¹⁾ Selected by MODE pin.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

P²C is a trademark of Texas Instruments.

PC Card and CardBus are trademarks of PCMCIA (Personal Computer Memory Card International Association).





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

| _ | PACKAGED DEVICE |
|---------------|----------------------------|
| TA | PLASTIC SMALL OUTLINE (DB) |
| -40°C to 85°C | TPS2206ADB |

⁽¹⁾ The DB package is available taped and reeled. Add R suffix to device type (e.g., TPS2206ADBR) for taped and reeled.

PACKAGE DISSIPATION RATINGS

| PACKAGE ⁽¹⁾ | $T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|------------------------|--|--|---------------------------------------|---------------------------------------|
| DB (30) | 821.46 mW | 10.95 mW/°C | 328.58 | 164.29 |

⁽¹⁾ These devices are mounted on an JEDEC low-k board (2-oz. traces on surface).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

| | | | UNITS | | |
|---|-----------------------|--------------------------|------------------------------|--|--|
| | V _I (3.3V) | −0.3 V to 5.5 | V | | |
| Input voltage range for card power | V _I (5V) | -0.3 V to 5.5 | V | | |
| | V _I (12V) | -0.3 V to 14 | V | | |
| VI(12V) -0.3 V to 14 Logic input/output voltage -0.3 V to 6 Output voltage VO(xVCC) -0.3 V to 6 VO(xVPP) -0.3 V to 14 Continuous total power dissipation See Dissipation F Output current IO(xVCC) Internally L | | -0.3 V to 6 | V | | |
| Output valle va | VO(xVCC) | −0.3 V to 6 | V | | |
| Output voitage | VO(xVPP) | -0.3 V to 14 | V | | |
| Continuous total power dissipation | | See Dissipation Rating T | See Dissipation Rating Table | | |
| Contract command | I _{O(xVCC)} | InternallyLimited | | | |
| Output current | I _{O(xVPP)} | InternallyLimited | | | |
| Operating virtual junction temperatu | re range, TJ | -40°C to 100 | °C | | |
| Storage temperature range, TSTG | | −55°C to 150 | °C | | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds) | | 260 | °C | | |
| OC sink current | | 10 | mA | | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | MAX | UNIT |
|---|--|-----|------|------|
| | V _I (3.3V)(1) | 3 | 3.6 | |
| Input voltage, V _I (3.3V) is required for all circuit operations. 5 V and 1 | V _I (5V) | 3 | 5.5 | V |
| Pulse duration, t _W Data-to-clock hold time, t _h (see Figure 2) Data-to-clock setup time, t _{SU} (see Figure 2) | V _I (12V) | 7 | 13.5 | |
| | I _{O(xVCC)} at T _J = 100°C | | 1 | Α |
| Output current, IO | $I_{O(XVPP)}$ at $T_J = 100^{\circ}C$ | | 100 | mA |
| Clock frequency, f _(Clock) | | 2.5 | MHz | |
| | Data | 200 | | |
| | Latch | 250 | | |
| Pulse duration, t _W | Clock | 100 | | ns |
| | Reset | 100 | | |
| Data-to-clock hold time, th (see Figure 2) | | 100 | | ns |
| Data-to-clock setup time, t _{SU} (see Figure 2) | | 100 | | ns |
| Latch delay time, t _{d(latch)} (see Figure 2) | | | | ns |
| Clock delay time, t _{d(clock)} (see Figure 2) | 250 | | ns | |
| Operating virtual junction temperature, T _J (maximum to be calculate | ed at worst case PD at 85°C ambient) | -40 | 100 | °C |

⁽¹⁾ It is understood that for $V_{I(3.3V)}$ < 3 V, voltages within the absolute maximum ratings applied to pin 5 V or pin 12 V will not damage the IC.



ELECTRICAL CHARACTERISTICS

 $T_{J} = 25^{\circ}C, \ V_{I(5V)} = 5 \ V, \ V_{I(3.3V)} = 3.3 \ V, \ V_{I(12V)} = 12 \ V, \ all \ outputs \ unloaded \ (unless \ otherwise \ noted)$

| POWER | | | | | | | | | | |
|------------------|----------------------------------|----------------------------|---------------------------------|--|------------------------|-----|-----|-----|-------|--|
| | PARAME | TER | | TEST CONDITIONS | (1) | MIN | TYP | MAX | UNIT | |
| | 3.3V to xVCC, with tw | | | I _O = 750 mA each | | | 85 | 110 | | |
| | | switches on | | I _O = 750 mA each, T _J = 100°C | ; | | 110 | 140 | mΩ | |
| | | 5V to xVCC, w | vith two | I _O = 500 mA each | | | 95 | 130 | 11122 | |
| " " | Static drain- source on-state | switches on | | $I_O = 500 \text{ mA each}, T_J = 100^{\circ}\text{C}$ | ; | | 120 | 160 | | |
| rDS(on) | resistance | 3.3V or 5V to x | VPP, | I _O = 50 mA each | | | 0.8 | 1 | | |
| | | with two switch | nes on | $I_O = 50 \text{ mA each}, T_J = 100^{\circ}\text{C}$ | | | 1 | 1.3 | Ω | |
| | | 12V to xVPP, | with two | I _O = 50 mA each | | | 2 | 2.5 | 22 | |
| | | switches on | | $I_O = 50 \text{ mA each}, T_J = 100^{\circ}\text{C}$ | | | 2.5 | 3.4 | | |
| | Output discharge | Discharge at x | VCC | I _{O(disc)} = 1 mA | | 0.5 | 0.7 | 1 | kΩ | |
| | resistance | Discharge at x | VPP | I _{O(disc)} = 1 mA | | 0.2 | 0.4 | 0.5 | K52 | |
| | | | | Limit (steady-state value), output powered into a short | los(xVCC) | 1 | 1.4 | 2 | Α | |
| | | | | circuit | I _{OS(xVPP)} | 120 | 200 | 300 | mA | |
| los | Short-circuit output current | | | Limit (steady-state value), output powered into a short | los(xVCC) | 1 | 1.4 | 2 | Α | |
| | | | circuit, T _J = 100°C | I _{OS(xVPP)} | 120 | 200 | 300 | mA | | |
| | Thermalshutdown | Thermal trip po | oint, T _J | Rising temperature 5V to xVCC = 5 V, with 100-m Ω short to GND | | | 135 | | •c | |
| | temperature(2) | Hysteresis, T _J | | | | | 10 | | | |
| | 0 | (2)(3) | | | | | 10 | | | |
| | Current-limit respon | se time (2)(3) | | 5V to xVPP = 5 V, with 100-m Ω | n 100-mΩ short to GND | | 3 | | μs | |
| | | | I _I (3.3V) | V _O (xVCC) = V _O (xVPP) = 3.3 V and also for RESET = 0 V | | | 140 | 200 | | |
| | | Normal operation | I _{I(5V)} | | | | 8 | 12 | | |
| | Input current, | орегалогі | I _{I(12V)} | also for REGET = 0 V | | | 100 | 180 | | |
| l _l | quiescent | 0 | I _I (3.3V) | | | | 0.3 | 2 | μΑ | |
| | | Shutdown mode | I _{I(5V)} | $V_O(xVCC) = V_O(xVPP) = Hi-Z$ | | | 0.1 | 2 | | |
| | | mode | I _{I(12V)} | | | | 0.3 | 2 | | |
| | | | | $V_{O(xVCC)} = 5 V$ | | | | 10 | | |
| l | Leakage current, | , | | $V_{I(5V)} = V_{I(12V)} = 0 V$ | T _J = 100°C | | | 50 | ^ | |
| l _{lkg} | output off state | Shutdown mod | i C | $V_{O(xVPP)} = 12 V$ | | | | 10 | μΑ | |
| | | | | $V_{I(5V)} = V_{I(12V)} = 0 V$ | T _J = 100°C | | | 50 | 50 | |

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
(2) Specified by design; not tested in production.
(3) From application of short to 110% of final current limit.



ELECTRICAL CHARACTERISTICS Continued

 $T_J = 25$ °C, $V_{I(5V)} = 5$ V, $V_{I(3.3V)} = 3.3$ V, $V_{I(12V)} = 12$ V, all outputs unloaded (unless otherwise noted)

| LOGIC S | ECTION (CLOCK, DATA, | LATCH, RESET, SHDN, OC) | | | | | |
|---------------------|---------------------------------|---|-----------------------------|-----|------|-----|------|
| | PARAM | METER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| | | (1) | RESET = 5.5 V | -1 | | 1 | |
| | | II(RESET)(1) | RESET = 0 V | -30 | -20 | -10 | |
| | Input current, logic | I _I (SHDN) ⁽¹⁾ I _I (LATCH) ⁽¹⁾ I _I (CLOCK, DATA) | SHDN = 5.5 V | -1 | | 1 | μА |
| Ц | | | SHDN = 0 V | -50 | | -3 | |
| | | | LATCH = 5.5 V | | | 50 | |
| | | | LATCH = 0 V | -1 | | 1 | |
| | | | 0 V to 5.5 V | -1 | | 1 | |
| VIH | High-level input voltage, logic | | | 2 | | | V |
| V _{IL} | Low-level input voltage, logic | | | | • | 0.8 | V |
| V _{O(sat)} | Output saturation voltage at OC | | I _O = 2 mA | | 0.14 | 0.4 | V |
| l _{lkg} | Leakage current at OC | | V _{O(/OC)} = 5.5 V | | 0 | 1 | μΑ |

⁽¹⁾ LATCH has low current pulldown. RESET and SHDN have low-current pullup.

| UVLO AND POR (POWER-ON RESET) | | | | | | | | |
|-------------------------------|--|---|-----|-----|-----|------|--|--|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | |
| V _I (3.3V) | Input voltage at 3.3V pin, UVLO | 3.3-V level below which all switches are Hi-Z | 2.4 | 2.7 | 2.9 | V | | |
| V _{hys} (3.3V) | UVLO hysteresis voltage at VA (1) | | | 100 | | mV | | |
| V _{I(5V)} | Input voltage at 5V pin, UVLO | 5-V level below which only 5V switches are Hi-Z | 2.3 | 2.5 | 2.9 | V | | |
| V _{hys(5V)} | UVLO hysteresis voltage at 5 V(1) | | | 100 | | mV | | |
| ^t df | Delay time for falling response, UVLO(1) | Delay from voltage hit (step from 3 V to 2.3 V) to Hi-Z control (90% V _G to GND) | | 4 | | μs | | |
| VI(POR) | Input voltage, power-on reset(1) | 3.3-V voltage below which POR is asserted causing a RESET internally with all line switches open and all discharge switches closed. | | | 1.7 | V | | |

⁽¹⁾ Specified by design; not tested in production.



SWITCHING CHARACTERISTICS


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, V_{I(3.3\text{V})} = 3.3 \text{ V}, V_{I(5\text{V})} = 5 \text{ V}, V_{I(12)} = 12 \text{ V}$ (not applicable for TPS2223A) all outputs unloaded (unless otherwise noted)

| | PARAMETER(1) | LOAD CONDITION | TEST CONDITIONS | 3(2) | MIN TYP | MAX | UNIT |
|-----------------|-----------------------|---|---|--------------------|---------|-----|------|
| | | C _{L(xVCC)} = 0.1 μF, C _{L(xVPP)} = 0.1 μF, | $V_{O(xVCC)} = 5 V$ | | 0.9 | | |
| | Output rice times (3) | $I_{O(xVCC)} = 0 A$, $I_{O(xVPP)} = 0 A$ | V _{O(xVPP)} = 12 V | | 0.26 | | |
| t _r | | $C_{L(XVCC)} = 150 \mu\text{F}, \ C_{L(XVPP)} = 10 \mu\text{F},$ | $V_{O(xVCC)} = 5 V$ | | 1.1 | | ms |
| | | $I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$ | $V_{O(xVPP)} = 12 V$ | | 0.6 | | |
| | | C _{L(xVCC)} = 0.1 μF, C _{L(xVPP)} = 0.1 μF, | V _{O(xVCC)} = 5 V, Discharge switches ON | | 0.5 | | |
| t _f | Output fall times(3) | IO(xVCC) = 0 A, $IO(xVPP) = 0 A$ | V _{O(xVPP)} = 12 V, Discharge switches ON | | 0.2 | | ms |
| | | C _{L(xVCC)} = 150 μF, C _{L(xVPP)} = 10 μF, | $V_{O(xVCC)} = 5 V$ | | 2.35 | | |
| | | $I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$ | $V_{O(xVPP)} = 12 V$ | | 3.9 | | |
| | | | Latch↑ to xVPP (12 V) | t _{pdon} | 2 | | |
| | | $C_{L(xVCC)} = 0.1 \mu\text{F}, \ C_{L(xVPP)} = 0.1 \mu\text{F},$ $I_{O(xVCC)} = 0 \text{A}, I_{O(xVPP)} = 0 \text{A}$ | Laich to XVPP (12 V) | tpdoff | 0.62 | | ms |
| | | | Latch↑ to xVPP (5 V) | tpdon | 0.77 | | |
| | | | | tpdoff | 0.51 | | |
| | | | Latch↑ to xVPP (3.3 V) | tpdon | 0.75 | | |
| | | | | ^t pdoff | 0.52 | | |
| | | | Latch [↑] to xVCC (5 V) | tpdon | 0.3 | | |
| | | | | ^t pdoff | 2.5 | | |
| | | | Latch↑ to xVCC (3.3V) | tpdon | 0.3 | | |
| | Propagationdelay | | Laich to xVCC (3.3V) | tpdoff | 2.8 | | |
| ^t pd | times(3) | | Latch↑ to xVPP (12 V) | tpdon | 2.2 | | |
| | | | Lateri to XVPP (12 V) | ^t pdoff | 0.8 | | |
| | | | | tpdon | 0.8 | | |
| | | | Latch↑ to xVPP (5 V) | t _{pdoff} | 0.6 | | |
| | | C _{L(xVCC)} = 150 μF, C _{L(xVPP)} = 10 μF, | L etek* to\(\mathbb{DD} \((2.2.\)\) | tpdon | 0.8 | | ms |
| | | $I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$ | Latch↑ to xVPP (3.3 V) | ^t pdoff | 0.6 | | |
| | | | Latab to VVCC (E.V.) | tpdon | 0.6 | | |
| | | | Latch↑ to xVCC (5 V) | tpdoff | 2.5 | | |
| | | | | tpdon | 0.5 | | |
| | | | Latch↑ to xVCC (3.3V) | tpdoff | 2.6 | | |

Refer to Parameter Measurement Information in Figure 1.
 No card inserted, assumes a 0.1-μF output capacitor (see Figure 1).
 Specified by design; not tested in production.



PIN ASSIGNMENTS




NC – No internal connection

TERMINAL FUNCTIONS


| TERMINAL | | | DECODINE |
|---------------|----------------------|-----|---|
| NAME | NO. | 1/0 | DESCRIPTION |
| 3.3V | 15, 16, 17 | I | 3.3-V input for card power and chip power |
| 5V | 1, 2, 30 | - 1 | 5-V V _{CC} input for card power |
| 12V | 7, 24 | 1 | 12-V Vpp input for card power (xVPP). The two 12-V pins must be externally connected. |
| AVCC | 9, 10, 11 | 0 | Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance to card. |
| AVPP | 8 | 0 | Switched output that delivers 0 V, 3.3 V, 5 V, 12 V, or high impedance to card. |
| BVCC | 20, 21, 22 | 0 | Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance. |
| BVPP | 23 | 0 | Switched output that delivers 0 V, 3.3 V, 5 V, 12 V, or high impedance. |
| CLOCK | 4 | 1 | Logic-level clock for serial data word |
| DATA | 3 | I | Logic-level serial data word |
| GND | 12 | | Ground |
| LATCH | 5 | 1 | Logic-level latch for serial data word, internal pulldown |
| NC | 13, 19, 25, 26–29 | | No internal connection |
| oc | 18 | 0 | Open-drain overcurrent reporting output that goes low when an overcurrent condition exists. An external pullup is required. |
| SHDN | 25 | I | Hi-Z (open) all switches. Identical function to serial D8. Asynchronous active-low command, internal pullup |
| RESET | 14 | ı | Logic-level RESET input active low. Do not connect if terminal 6 is used. |

TYPICAL PC CARD POWER-DISTRIBUTION APPLICATION





PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

Turnon/off Time (xVCC)

Turnon/off Time (xVPP)

Figure 1. Test Circuits and Voltage Waveforms



NOTE: Data is clocked in on the positive edge of the clock. The latch should occur before the next positive leading edge of the clock. For definition of D0to D8, see the control logic table.


Figure 2. Serial-Interface Timing for TPS2206A




TABLE OF GRAPHS

| | | FIGURE |
|---|-------------------------|--------|
| Short-circuit response, short applied to powered-on 5-V xVCC-switch output | vs Time | 3 |
| Short-circuit response, short applied to powered-on 12-V xVPP-switch output | vs Time | 4 |
| OC response with ramped overcurrent-limit load on 5-V xVCC-switch output | vs Time | 5 |
| OC response with ramped overcurrent-limit load on 12-V xVPP-switch output | vs Time | 6 |
| Turnon propagation delay time, xVCC ($C_L = 150 \mu F$) | vs Junction temperature | 7 |
| Turnoff propagation delay time, xVCC ($C_L = 150 \mu F$) | vs Junction temperature | 8 |
| Turnon propagation delay time, xVPP ($C_L = 10 \mu F$) | vs Junction temperature | 9 |
| Turnoff propagation delay time, xVPP ($C_L = 10 \mu F$) | vs Junction temperature | 10 |
| Turnon propagation delay time, xVCC (T _J = 25°C) | vs Load capacitance | 11 |
| Turnoff propagation delay time, xVCC (T _J = 25°C) | vs Load capacitance | 12 |
| Turnon propagation delay time, xVPP (T _J = 25°C) | vs Load capacitance | 13 |
| Turnoff propagation delay time, xVPP (T _J = 25°C) | vs Load capacitance | 14 |
| Rise time, xVCC ($C_L = 150 \mu F$) | vs Junction temperature | 15 |
| Fall time, xVCC ($C_L = 150 \mu\text{F}$) | vs Junction temperature | 16 |
| Rise time, xVPP ($C_L = 10 \mu F$) | vs Junction temperature | 17 |
| Fall time, xVPP ($C_L = 10 \mu F$) | vs Junction temperature | 18 |
| Rise time, xVCC (T _J = 25°C) | vs Load capacitance | 19 |
| Fall time, xVCC (T _J = 25°C) | vs Load capacitance | 20 |
| Rise time, xVPP (T _J = 25°C) | vs Load capacitance | 21 |
| Fall time, xVPP (T _J = 25°C) | vs Load capacitance | 22 |

SHORT-CIRCUIT RESPONSE, SHORT APPLIED TO POWERED-ON 5-V xVCC-SWITCH OUTPUT




SHORT-CIRCUIT RESPONSE, SHORT APPLIED TO POWERED-ON 12-V xVPP-SWITCH OUTPUT







OC RESPONSE WITH RAMPED OVERCURRENT-LIMIT LOAD ON 5-V xVCC-SWITCH OUTPUT



OC RESPONSE WITH RAMPED OVERCURRENT-LIMIT LOAD ON 12-V xVPP-SWITCH OUTPUT



TURNON PROPAGATION DELAY TIME, xVCC



TURNOFF PROPAGATION DELAY TIME, xVCC





Figure 8



TURNON PROPAGATION DELAY TIME, xVPP

JUNCTION TEMPERATURE



TURNON PROPAGATION DELAY TIME, xVCC

٧S LOAD CAPACITANCE




Figure 11

TURNOFF PROPAGATION DELAY TIME, xVPP

JUNCTION TEMPERATURE




Figure 10

TURNOFF PROPAGATION DELAY TIME, xVCC




Figure 12



TURNON PROPAGATION DELAY TIME, xVPP vs




Figure 13

RISE TIME, xVCC vs JUNCTION TEMPERATURE




Figure 15

TURNOFF PROPAGATION DELAY TIME, xVPP vs




Figure 14

FALL TIME, xVCC vs JUNCTION TEMPERATURE







Figure 16




















TYPICAL CHARACTERISTICS


TABLE OF GRAPHS


| | | | FIGURE |
|---------|---|-------------------------|--------|
| | Input current, xVCC = 3.3 V | | 23 |
| lį | Input current, xVCC = 5 V | vs Junction temperature | 24 |
| | Input current, xVPP = 12 V | | 25 |
| | Static drain-source on-state resistance, 3.3 V to xVCC switch | | 26 |
| rDS(on) | Static drain-source on-state resistance, 5 V to xVCC switch | vs Junction temperature | 27 |
| | Static drain-source on-state resistance, 12 V to xVPP switch | | 28 |
| | xVCC switch voltage drop, 3.3-V input | | 29 |
| Vo | xVCC switch voltage drop, 5-V input | vs Load current | 30 |
| | xVPP switch voltage drop, 12-V input | | 31 |
| | Short-circuit current limit, 3.3 V to xVCC | | 32 |
| los | Short-circuit current limit, 5 V to xVCC | vs Junction temperature | 33 |
| | Short-circuit current limit, 12 V to xVPP | | 34 |

INPUT CURRENT, xVCC = 3.3 V **JUNCTION TEMPERATURE** 180 160 I_I – Input Current, xVCC = 3.3 V – μ A 140 120 100 80 60 40 20 0 **-50** -20 10 100 T_J – Junction Temperature – °C Figure 23












STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 3.3 V TO xVCC SWITCH



STATIC DRAIN-SOURCE ON-STATE RESISTANCE,














Figure 29



SHORT-CIRCUIT CURRENT LIMIT, 3.3 V TO xVCC vs






SHORT-CIRCUIT CURRENT LIMIT, 5 V TO xVCC

JUNCTION TEMPERATURE 1.435 IOS - Short-Circuit Current Limit, 5 V to xVCC - A 1.43 1.425 1.42 1.415 1.41 1.405 1.4 1.395 1.39 1.385 40 _50 -20 10 70 100 T_J – Junction Temperature – °C

Figure 33

SHORT-CIRCUIT CURRENT LIMIT, 12 V TO xVPP





APPLICATION INFORMATION

OVERVIEW

PC Cards were initially introduced as a means to add flash memory to portable computers. The idea of add-in cards quickly took hold, and modems, wireless LANs, global positioning satellite system (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association) was established, comprising members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the *plug-and-play* concept, so that cards and hosts from different vendors would be transparently compatible.

PC CARD POWER SPECIFICATION

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V_{CC} , two V_{pp} , and four ground terminals. Multiple V_{CC} and ground terminals minimize connector-terminal and line resistance. The two V_{pp} terminals were originally specified as separate signals, but are normally tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V_{CC} terminals; flash-memory programming and erase voltage are supplied through the V_{pp} terminals.

DESIGNING FOR VOLTAGE REGULATION

The current PCMCIA specification for output voltage regulation, $V_{O(reg)}$, of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation, $V_{PS(reg)}$, of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card results from resistive losses, V_{PCB} , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop, V_{DS} , for the TPS2206A would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the TPS2206A. The voltage drop is the output current multiplied by the switch resistance of the TPS2206A. Therefore, the maximum output current, I_O max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the TPS2206A, divided by the output-switch resistance.

$$I_{O}$$
max = $\frac{V_{DS}}{r_{DS(on)}}$

The xVCC outputs have been designed to deliver the peak and average currents defined by the PC Card specification within regulation over the operating temperature range. The xVPP outputs of the TPS2206A have been designed to deliver 100 mA continuously.



OVERCURRENT AND OVERTEMPERATURE PROTECTION

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even extremely robust systems could undergo rapid battery discharge into a damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. The reliability of fused systems is poor, in comparison, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2206A takes a two-pronged approach to overcurrent protection. Overcurrent protection is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 100 mA to 250 mA, typically around 200 mA.

Second, when an overcurrent condition is detected, the TPS2206A asserts an active low \overline{OC} signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. If an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis. Thermal limiting prevents destruction of the IC from overheating beyond the package power-dissipation ratings.

During power up, the devices control the rise times of the xVCC and xVPP outputs and limit the inrush current into a large load capacitance, faulty card, or connector.

12-V SUPPLY NOT REQUIRED

Some PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The TPS2206A offers considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the VA input (3.3 V). Therefore, the external 12-V supply can be disabled except when needed by the PC Card in the slot, thereby extending battery lifetime. A special feature in the 12-V circuitry actually helps to reduce the supply current demanded from the 3.3-V input. When 12 V is supplied and requested at the V_{pp} output, a voltage selection circuit draws the charge-pump drive current for the 12-V FETs from the 12-V input. This selection is automatic and effectively reduces demand fluctuations on the normal 3.3-V V_{CC} rail. For proper operation of this feature, a minimum 3.3-V input capacitance of 4.7 μ F is recommended, and a minimum 12-V input ramp-up rate of 12 V/50 ms (240 V/s) is required. Additional power savings are realized by the TPS2206A during a software shutdown in which quiescent current drops to a maximum of 1 μ A.

BACKWARD COMPATIBILITY

The TPS2206A is backward compatible with the TPS2206 product, with the following considerations. An active low /SHDN is added to provide fast shutdown capability. Also, the TPS2206A does not have the active—high RESET input, which is left as no connect.

3.3-V input is required for device operation of TPS2206A.

VOLTAGE-TRANSITIONING REQUIREMENT

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2206A meets all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power $\overline{\text{RESET}}$. PC Card specification requires that V_{CC} be discharged within 100 ms. PC Card resistance cannot be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The devices include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.



SHUTDOWN MODE

In the shutdown mode, which can be controlled by $\overline{\text{SHDN}}$ or bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is reduced to 1 μ A or less to conserve battery power.

POWER-SUPPLY CONSIDERATIONS

These switchesTPS2206Ahave multiple pins for each 3.3-V and 5-V power input and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and power loss. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the TPS2206A, the power-supply inputs should be bypassed with at least a $4.7-\mu F$ electrolytic or tantalum capacitor paralleled by a $0.047-\mu F$ to $0.1-\mu F$ ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a $0.1-\mu F$ (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the devices and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below -0.3 V.

RESET INPUT

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low-impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active low \overline{RESET} input closes internal switches S1, S4, S7, and S11 with all other switches left open. The TPS2206A remains in the low-impedance output state until the signal is deasserted and new data is clocked in and latched. The input serial data cannot be latched during reset mode. \overline{RESET} is provided for direct compatibility with systems that use an active-low reset voltage supervisor. The \overline{RESET} pin has an internal 150-k Ω pullup resistor.

CALCULATING JUNCTION TEMPERATURE

The switch resistance, $r_{DS(on)}$, is dependent on the junction temperature, T_J , of the die. The junction temperature is dependent on both $r_{DS(on)}$ and the current through the switch. To calculate T_J , first find $r_{DS(on)}$ from Figures 26 through 28, using an initial temperature estimate about 30°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta JA}\right) + T_{A}, R_{\theta JA} = 108^{\circ}C/W$$

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

LOGIC INPUTS AND OUTPUTS


The serial interface consists of the DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figure 2). The 9-bit (D0–D8) serial data word is loaded during the positive edge of the latch signal. The latch signal should occur before the next positive edge of the clock.

The shutdown bit of the data word places all V_{CC} and V_{pp} outputs in a high-impedance state and reduces chip quiescent current to 1 μ A to conserve battery power.

The TPS2206A serial interface is designed to be compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

An overcurrent output (\overline{OC}) is provided to indicate an overcurrent or overtemperature condition in any of the V_{CC} and V_{PP} outputs as previously discussed.





NOTES: A. Current sense

B. The two 12-V pins must be externally connected.

Figure 35. Internal Switching Matrix

TPS2206A CONTROL LOGIC

AVPP BVPP

| CONTROL SIGNALS | | | OUTPUT | CONTROL SIGNALS | | | OUTPUT |
|-----------------|----|----|-----------|-----------------|----|----|-----------|
| D8 (SHDN) | D0 | D1 | VAVPP | D8 SHDN) | D4 | D5 | VBVPP |
| 1 | 0 | 0 | 0 V | 1 | 0 | 0 | 0 V |
| 1 | 0 | 1 | VCC(1) | 1 | 0 | 1 | VCC(1) |
| 1 | 1 | 0 | VPP(12 V) | 1 | 1 | 0 | VPP(12 V) |
| 1 | 1 | 1 | Hi–Z | 1 | 1 | 1 | Hi–Z |
| 0 | Х | Х | Hi–Z | 0 | Х | Х | Hi–Z |

(1) Output depends on AVCC

(1)Output depdends on BVCC

AVCC BVCC

| CONTROL SIGNALS | | | OUTPUT | CONTROL SIGNALS | | | OUTPUT |
|-----------------|----|----|--------|-----------------|----|----|--------|
| D8 SHDN) | D3 | D2 | VAVCC | D8 SHDN) | D6 | D7 | VBVCC |
| 1 | 0 | 0 | 0 V | 1 | 0 | 0 | 0 V |
| 1 | 0 | 1 | 3.3 V | 1 | 0 | 1 | 3.3 V |
| 1 | 1 | 0 | 5 V | 1 | 1 | 0 | 5 V |
| 1 | 1 | 1 | 0 V | 1 | 1 | 1 | 0 V |
| 0 | Х | Х | Hi–Z | 0 | Х | Х | Hi–Z |




USING THE TPA2206A WITH 11-BIT SERIAL DATA INTERFACE CONTROLLERS

Even though the TPS2206A control logic table only shows a 9-bit interface, it can be used with most 11-bit serial data interface controllers. With the use of the latch input, the TPS2206A only latches the last 9 bits from the serial stream. This means that for an 11-bit serial stream, bits 9 and 10 are ignored. 11-bit serial interface controllers use bits 9 and 10 for independent voltage selection of 3.3 V and 5 V between xV_{CC} and xV_{PP}.

ESD PROTECTIONS (see FIGURE 36)

All TPS2206A inputs and outputs of these devices incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-μF capacitors protects the devices from discharges up to 10 kV.



NOTE A: Maximum recommended output capacitance for xVCC is 220 μ F including card capacitance, and for xVPP is 10 μ F, without $\overline{\text{OC}}$ glitch when switches are powered on.


Figure 36. Detailed Interconnections and Capacitor Recommendations



12-V FLASH MEMORY SUPPLY

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 36, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in 2 of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3 μ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the $0.7-\Omega$ MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference, pin 2 of TPS6734, is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 37. TPS2206A With TPS6734 12-V, 120-mA Supply




MECHANICAL DATA

DB (R-PDSO-G**)

28 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.