- Organization . . . 1048576 × 16
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	t <sub>RAC</sub>	t <sub>CAC</sub>	tAA	CYCLE
	MAX	MAX	MAX	MIN
'4xx160/P-60	60 ns	15 ns	30 ns	110 ns
'4xx160/P-70	70 ns	18 ns	35 ns	130 ns
'4xx160/P-80	80 ns	20 ns	40 ns	150 ns


- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx160P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead (DZ Suffix) 400-Mil-Wide Surface-Mount (SOJ) Package and 44/50-Lead (DGE Suffix) Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Fabricated Using the Texas Instruments Enhanced Performance Implanted CMOS (EPIC™) Technology

#### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS416160	5 V	_	4096 in 64 ms
TMS416160P	5 V	Yes	4096 in 128 ms
TMS418160	5 V	_	1024 in 16 ms
TMS418160P	5 V	Yes	1024 in 128 ms
TMS426160	3.3 V	_	4096 in 64 ms
TMS426160P	3.3 V	Yes	4096 in 128 ms
TMS428160	3.3 V	_	1024 in 16 ms
TMS428160P	3.3 V	Yes	1024 in 128 ms

## description

The TMS4xx160 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. The TMS4xx160P series is a similar set of high-speed, low-power, self-refresh,



<sup>†</sup> A10 and A11 are NC for TMS4x8160 and TMS4x8160P.

P	IN NOMENCLATURE
A0-A11 DQ0-DQ15 LCAS UCAS NC OE RAS VCC VSS W	Address Inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V or 3.3-V Supply‡ Ground Write Enable

<sup>‡</sup> See Available Options Table.

16777216-bit DRAMs organized as 1048576 words of 16 bits each. Both sets employ state-of-the-art enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power at low cost.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS160C - MAY 1995 - REVISED NOVEMBER 1995


# description (continued)

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4xx160 and TMS4xx160P are offered in a 44/50-lead plastic surface-mount TSOP (DGE suffix) and a 42-lead plastic surface-mount SOJ (DZ suffix) package. These packages are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.



# logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.

<sup>‡</sup>A10 and A11 are NC for TMS4x8160 and TMS4x8160P.




# functional block diagrams (TMS4x6160/P)



(a) TMS4x6160, TMS4x6160P

# functional block diagram (TMS4x8160/P)



(b) TMS4x8160, TMS4x8160P



## operation

## dual CAS

Two  $\overline{\text{CAS}}$  pins ( $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$ ) are provided to give independent control of the 16 data-I/O pins (DQ0-DQ15), with  $\overline{\text{LCAS}}$  corresponding to DQ0-DQ7 and  $\overline{\text{UCAS}}$  corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first  $\overline{\text{xCAS}}$  falling edge. Each  $\overline{\text{xCAS}}$  going low enables its corresponding DQx pin with data associated with the column address latched on the first falling  $\overline{\text{xCAS}}$  edge. All address setup and hold parameters are referenced to the first falling  $\overline{\text{xCAS}}$  edge. The delay time from  $\overline{\text{xCAS}}$  low to valid data out (see parameter  $\overline{\text{tCAC}}$ ) is measured from each individual  $\overline{\text{xCAS}}$  to its corresponding DQx pin.

In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column-precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first  $\overline{xCAS}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first  $\overline{xCAS}$  falling edge. Only the DQs that have the corresponding  $\overline{xCAS}$  low are written into. Each  $\overline{xCAS}$  must meet  $\underline{t_{CAS}}$  minimum in order to ensure writing into the storage cell. To latch a new address and new data, all  $\overline{xCAS}$  pins must be high and meet  $\underline{t_{CP}}$ .

## enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{xCAS}$  page-mode cycle time used. With minimum  $\overline{xCAS}$  page-cycle time, all columns can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The falling edge of the first  $\overline{xCAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{xCAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address may be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{xCAS}$  low) if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{xCAS}$ ).

## address: A0-A11 (TMS4x6160, TMS4x6160P) and A0-A9 (TMS4x8160, TMS4x8160P)

Twenty address bits are required to decode 1 of 1048576 storage cell locations. For the TMS4x6160 and TMS4x6160P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by  $\overline{RAS}$ . Eight column-address bits are set up on A0 through A7 and latched onto the chip by the first  $\overline{xCAS}$ . For the TMS4x8160 and TMS4x8160P, 10 row-address bits are set up on A0–A9 and latched onto the chip by  $\overline{RAS}$ . Ten column-address bits are set up on A0–A9 and latched onto the chip by the first  $\overline{xCAS}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{xCAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{xCAS}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to xCAS (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.



# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS160C - MAY 1995 - REVISED NOVEMBER 1995

## data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{xCAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{xCAS}$  and the data is strobed in by the first occurring  $\overline{xCAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{xCAS}$  is already low and the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to applying data to the I/O lines.

## data out (DQ0-DQ15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{xCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

# output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$  to be brought low for the output buffers to go into the low-impedance state, and they remain in the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{xCAS}}$  is brought high.

## **RAS**-only refresh

## TMS4x6160, TMS4x6160P

A refresh operation must be performed at least once every 64 ms (128 ms for TMS4x6160P) to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

## TMS4x8160, TMS4x8160P

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x8160P) to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

 $\frac{\text{Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding }{\overline{\text{KAS}}} \text{ at V}_{\text{IL}} \text{ after a read operation and cycling } \overline{\text{RAS}} \text{ after a specified precharge period, similar to a } \overline{\text{RAS}} \text{-only refresh cycle. The external address is ignored and the refresh address is generated internally.}$ 

## xCAS-before-RAS (xCBR) refresh

 $\overline{\text{xCBR}}$  refresh is utilized by bringing at least one  $\overline{\text{xCAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive  $\overline{\text{xCBR}}$  refresh cycles,  $\overline{\text{xCAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

## battery-backup refresh

#### TMS4x6160P

A low-power battery-backup refresh mode that requires less than  $600\,\mu\text{A}$  (5 V) or 350  $\mu\text{A}$  (3.3 V) refresh current is available on the TMS4x6160P. Data integrity is maintained using  $\overline{\text{xCBR}}$  refresh with a period of 31.25  $\mu\text{s}$  while holding  $\overline{\text{RAS}}$  low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (  $V_{IL} < 0.2$  V,  $V_{IH} > V_{CC} - 0.2$  V).



#### TMS4x8160P

A low-power battery-backup refresh mode that requires less than 600  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x8160P. Data integrity is maintained using xCBR refresh with a period of 125  $\mu$ s while holding RAS low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

## self refresh (TMS4xx160P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after power up to the full V<sub>CC</sub> level. These eight initialization cycles must include at least one refresh (RAS-only or  $\overline{xCBR}$ ) cycle.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> :	TMS41x160, TMS41x160P	1 V to 7 V
	TMS42x160, TMS42x160P	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x160, TMS41x160P	– 1 V to 7 V
	TMS42x160, TMS42x160P	– 0.5 V to 4.6 V
Short-circuit output current		
Power dissipation		
		0°C to 70°C
Storage temperature range, T <sub>stg</sub>		– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		TMS41x160				UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VSS	Supply voltage		0			0		V
٧ <sub>IH</sub>	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	V
$V_{IL}$	Low-level input voltage (see Note 2)	<b>–</b> 1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS160C - MAY 1995-REVISED NOVEMBER 1995

## TMS416160/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	t	'41616 '41616		'41616 '41616		'41616 '41616		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	V
IĮ	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 0$ All others = 0 V to $V_{CC}$	6.5 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{xCAS}$ high $V_O = 0 \text{ V to } V_{CC}$ ,			± 10		± 10		± 10	μΑ
I <sub>CC1</sub> ‡§	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy	/cle		90		80		70	mA
	Chandley average	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current		'416160		1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'416160P		500		500		500	μΑ
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cy RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)	/cle,		90		80		70	mA
I <sub>CC4</sub> ‡¶	Average page current	$\frac{\text{V}_{\text{CC}}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{\text{PC}} = \text{MIN},}{\text{xCAS}} \text{ cyclin}$	ng		90		80		70	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> min			500		500		500	μΑ
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$t_{RC}$ = 31.25 $\mu$ s, $t_{RAS} \le 300$ $v_{CC}$ – 0.2 $v$ $v_{IH} \le 6.5$ $v$ , $v$			600		600		600	μΑ

TFor conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

 $<sup>^{\#}</sup>$  For TMS416160P only

### TMS418160/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

F	PARAMETER	TEST CONDITIONS	st	'41816 '41816	0-60 0P-60	'41816 '41816	-	'41816 '41816		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to}$ All others = 0 V to $V_{CC}$	6.5 V,		± 10		± 10		± 10	μА
lo	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{x}_{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V t}$	o VCC,		± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum c	cycle		190		180		170	mA
	Otan dha a sana d	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 \text{ V (CMOS)},$			1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'418160P		500		500		500	μΑ
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or CBR)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \frac{\text{Minimum of }}{\text{xCAS}}$ RAS low after xCAS low (CBR)	(RAS only),		190		180		170	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \frac{\text{tpC} = \text{MIN}}{\text{xCAS cycl}}$			100		90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V,  Measured after t <sub>RASS</sub> min			500		500		500	μΑ
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$t_{RC}$ = 125 µs, $t_{RAS} \le 30^{\circ}$ $V_{CC} - 0.2 \text{ V} \le V_{IH} \le 6.5 \text{ V}$ , $0 \text{ V} \le V_{IL} \le 0.2 \text{ V}$ , $\overline{W}$ and $\overline{OE}$ Address and data stable			600		600		600	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>&</sup>lt;sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = V<sub>IL</sub>

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

<sup>#</sup> For TMS418160P only

# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS160C - MAY 1995 - REVISED NOVEMBER 1995

### TMS426160/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PAI	RAMETER	TEST CONDITIONS	 s†	'426160 '426160l		'426160 '426160I		'426160 '426160I		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
V	High-level	$I_{OH} = -2 \text{ mA}$	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V
Voi	Low-level	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
lį	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to}$ All others = 0 V to $V_{CC}$	3.9 V,		± 10		± 10		± 10	μА
IO	Output current (leakage)	$\frac{V_{CC}}{xCAS}$ = 3.6 V, $V_{O}$ = 0 V	to V <sub>CC</sub> ,		± 10		± 10		± 10	μА
I <sub>CC1</sub> ‡§	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		90		80		70	mA
	Standby	V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
I <sub>CC2</sub>	current	$V_{IH} = V_{CC} - 0.2 V$ (LVCMOS),	'426160		500		500		500	μΑ
		After 1 memory cycle, RAS and xCAS high	'426160P		200		200		200	μΑ
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or CBR)	VCC = 3.6 V, Minimum RAS cycling,  XCAS high (RAS-only refrest) RAS low after XCAS low (CB	า)		90		80		70	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 3.6 \text{ V}, \qquad \frac{\text{t}_{PC} = \text{MIN}}{\text{x}_{CAS}} = \frac{\text{MIN}}{\text{c}_{AS}}$			90		80		70	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after t <sub>RASS</sub> min	2 V,		250		250		250	μА
<sup>I</sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC} = 31.25 \mu s$ , $t_{RAS} \le 30 \nu_{CC} - 0.2 \nu \le \nu_{IH} \le 3.9 \nu$ , $0 \nu \le \nu_{IL} \le 0.2 \nu$ , $\overline{W}$ and $\overline{OE}$ Address and data stable			350		350		350	μА

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = \overline{V_{IH}}$ 

<sup>#</sup> For TMS426160P only

### TMS428160/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PA	RAMETER	TEST CONDITIONS	st	'428160 '428160		'428160 '428160I		'428160 '428160I		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
.,	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>CC</sub> −0.2		V <sub>CC</sub> −0.2		V <sub>CC</sub> −0.2		V
V	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
IĮ	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V to}$ All others = 0 V to $V_{CC}$	3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{xCAS}$ = 3.6 V, $V_{O}$ = 0 V	to V <sub>CC</sub> ,		± 10		± 10		± 10	μΑ
I <sub>CC1</sub> ‡§	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		190		180		170	mA
	Standby	V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
I <sub>CC2</sub>	current	$V_{IH} = V_{CC} - 0.2 V$ (LVCMOS),	'428160		500		500		500	μΑ
		After 1 memory cycle, RAS and xCAS high	'428160P		200		200		200	μΑ
ICC3§	Average refresh current (RAS-only refresh or CBR)	VCC = 3.6 V, Minimum RAS cycling, xCAS high (RAS-only refrest) RAS low after xCAS low (CB	า)		190		180		170	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 3.6 \text{ V}, \qquad \frac{\text{t}_{PC} = \text{MIN}}{\text{x}_{CAS} \text{ cyc}}$			100		90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	2 V,		250		250		250	μΑ
ICC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC}$ = 125 $\mu$ s, $t_{RAS} \le 30$ $v_{CC}$ – 0.2 $v$ $v_{IH} \le 3.9$ $v_{I}$ 0 $v$ $v_{IL} \le 0.2$ $v_{I}$ $v_{IH}$ $v_{I}$			350		350		350	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = V<sub>IL</sub>

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

<sup>#</sup> For TMS428160P only

# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS160C - MAY 1995-REVISED NOVEMBER 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, xCAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{\mathbb{W}}$		7	pF
CO	Output capacitance		7	pF

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  or 3.3 V  $\div 0.3 \text{ V}$  (see Table 1), and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'4xx160-60 '4xx160P-60		0-70 0P-70	'4xx160-80 '4xx160P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address (see Note 4)		30		35		40	ns
tCAC	Access time from xCAS low (see Note 4)		15		18		20	ns
tCPA	Access time from column precharge (see Note 4)		35		40		45	ns
tRAC	Access time from RAS low (see Note 4)		60		70		80	ns
tOEA	Access time from OE low (see Note 4)		15		18		20	ns
tCLZ	Delay time, xCAS low to output in low-impedance state	0		0		0		ns
<sup>t</sup> OH	Output data hold time (from xCAS)	3		3		3		ns
<sup>t</sup> OHO	Output data hold time (from OE)	3		3		3		ns
tOFF	Output disable time after xCAS high (see Note 5)	0	15	0	18	0	20	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 5)	0	15	0	18	0	20	ns

NOTES: 4. Access times for TMS42x160 are measured with output reference levels of  $V_{OH} = 2 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .

5. toff and tofz are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

			60-60 60P-60		60-70 60P-70		60-80 60P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write (see Note 6)	110		130		150		ns
tRWC	Cycle time, read-write (see Note 6)	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Notes 6 and 7)	40		45		50		ns
tPRWC	Cycle time, page-mode read-write (see Note 6)	85		96		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, xCAS low (see Note 9)	15	10 000	18	10 000	20	10 000	ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
t <sub>WP</sub>	Pulse duration, $\overline{W}$ low	10		10		10		ns
tASC	Setup time, column address before xCAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data (see Note 9)	0		0		0		ns
tRCS	Setup time, W high before xCAS low	0		0		0		ns
tCWL	Setup time, W low before xCAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before xCAS low (early-write operation only)	0		0		0		ns
tCAH	Hold time, column address after xCAS low	10		15		15		ns
tDH	Hold time, data (see Note 10)	10		15		15		ns
tRAH	Hold time, row address after RAS low	10		10		10		ns
tRCH	Hold time, W high after xCAS high (see Note 11)	0		0		0		ns
t <sub>RRH</sub>	Hold time, W high after RAS high (see Note 11)	0		0		0		ns
tWCH	Hold time, W low after xCAS low (early-write operation only)	10		15		15		ns
tCLCH	Hold time, xCAS low to xCAS high	5		5		5		ns
t <sub>RHCP</sub>	Hold time, RAS high from xCAS precharge	35		40		45		ns
<sup>t</sup> OEH	Hold time, OE command	15		18		20		ns
tROH	Hold time, RAS referenced to OE	10		10		10		ns
tCHS	Hold time, xCAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
tCP	Delay time, xCAS high (precharge)	10		10		10		ns
tAWD	Delay time, column address to $\overline{W}$ low (read-write operation only)	55		63		70		ns
tCHR	Delay time, RAS low to xCAS high (xCBR refresh only)	10		10		10		ns
tCRP	Delay time, xCAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to xCAS high	60		70		80		ns
tCSR	Delay time, xCAS low to RAS low (xCBR refresh only)	5		5		5		ns
tCWD	Delay time, $\overline{\text{xCAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	40		46		50		ns
tOED	Delay time, OE to data	15		18		20		ns

 $\overline{\text{NOTES:}}$  6. All cycle times assume  $t_T = 5 \text{ ns.}$ 

- 7. To assure tpc min, tasc should be  $\geq$  to tcp.
- 8. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
- 9. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
- 10. Referenced to the later of  $\overline{xCAS}$  or  $\overline{W}$  in write operations
- 11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.




# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx160-60 '4xx160P-60		'4xx160-70 '4xx160P-70		'4xx160-80 '4xx160P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tRAD	Delay time, RAS low to column address (see Note 12)			30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high				35		40		ns
tCAL	Delay time, column address to xCAS high		30		35		40		ns
tRCD	Delay time, RAS low to xCAS low (see Note 12)		20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to xCAS low		0		0		0		ns
tRSH	Delay time, xCAS low to RAS high		15		18		20		ns
t <sub>RWD</sub>	Delay time, RAS low to W low (read-write operation only)		85		98		110		ns
tCPW	Delay time, W low after xCAS precharge (read-write operation only)		60		68		75		ns
t <sub>RASS</sub>	Pulse duration, self-refresh entry from RAS low		100		100		100		μs
t <sub>RPS</sub>	Pulse duration, RAS precharge after self refresh		110		130		150		ns
tREF	Refresh time interval	'4x6160		64		64		64	ms
		'4x6160P		128		128		128	
		'4x8160		16		16		16	ms
		'4x8160P		128		128		128	
tŢ	Transition time		3	30	3	30	3	30	ns


NOTE 12: The maximum value is specified only to assure access time.

## PARAMETER MEASUREMENT INFORMATION



DEVICE	V <sub>CC</sub> (V)	R1 (Ω)	<b>R2 (</b> Ω)	V <sub>TH</sub> (V)	<b>R</b> <sub>L</sub> (Ω)
41x160/P	5	828	295	1.31	218
42x160/P	3.3	1178	868	1.4	500

Figure 1. Load Circuits for Timing Parameters




NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.

- B.  $t_{CAC}$  is measured from  $\overline{x_{CAS}}$  to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing

## PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Referenced to the first  $\overline{xCAS}$  or  $\overline{W}$ , whichever occurs last
- C.  $\overline{xCAS}$  order is arbitrary.

Figure 3. Write-Cycle Timing






NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.

B. xCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing


## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.
  - B. Output can go from a the high-impedance state to an invalid-data state prior to the specified access time.
  - C.  $\underline{t_{CAC}}$  is measured from  $\overline{x_{CAS}}$  to its corresponding DQx.
  - D. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing






NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.

- B.  $t_{CAC}$  is measured from  $\overline{xCAS}$  to its corresponding DQx.
- C. Access time is  $t_{\mbox{CPA}}$  or  $t_{\mbox{AA}}$  dependent.
- D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing specifications are not violated.
- F. xCAS order is arbitrary.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing






- NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.
  - B. Referenced to the first  $\overline{xCAS}$  or  $\overline{W}$ , whichever occurs last
  - C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
  - D. xCAS order is arbitrary.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing




## PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.

- B. Access time is  $t_{CPA}$  or  $t_{AA}$  dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F.  $t_{CAC}$  is measured from  $\overline{x_{CAS}}$  to its corresponding DQx.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



NOTE A: All  $\overline{xCAS}$  must be high.

Figure 9. RAS-Only Refresh-Cycle Timing





Figure 10. Hidden-Refresh-Cycle Timing



NOTE A: Any xCAS can be used.

Figure 11. Automatic-CBR-Refresh-Cycle Timing





Figure 12. Self-Refresh-Cycle Timing

### **MECHANICAL DATA**

## **DGE (R-PDSO-G44/50)**

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

### **MECHANICAL DATA**

## DZ (R-PDSO-J42)


## PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

## device symbolization (TMS416160P illustrated)



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated