- Drive Capability and Output Counts
- 80 mA (Current Sink) x 16 Bits
- Constant Current Output Range
- 5 to 80 mA (Current Value Setting for All Output Terminals Using External Resistor and Internal Brightness Control Register)
- Constant Current Accuracy
- $\pm 4 \%$ (Maximum Error Between Bits)
- Voltage Applied to Constant Current Output

Terminals

- Minimum 0.4 V (Output Current 5 to 40 mA )
- Minimum 0.7 V (Output Current 40 to 80 mA )
- 1024 Gray Scale Display
- Pulse Width Control 1024 Steps
- Brightness Adjustment $\dagger$
- All Output Current Adjustment for 64 Steps (Adjustment for Brightness Deviation Between LED Modules)
- Output Current Adjustment by Output (OUT0 to OUT15) for 64 Steps (Adjustment for Brightness Deviation Between Dots)
- Brightness Control by 16 Steps Frequency Division Gray Scale Control Clock (Brightness Adjustment for Panel)
- Gray Scale Clock Generation
- Gray Scale Control Clock Generation by Internal PLL or External Input Selectable
- Clock Invert/Noninvert Selectable
- Clock Invert Selectable to Reduce Changes in Duty Ratio at Cascade Operation
- Protection
- WDT (Watchdog Timer) Function (Turn Output Off When Scan Signal Stopped)
- TSD (Thermal Shutdown) Function (Turn Output Off When Junction Temperature Exceeds Limit)
- LOD
- LED Open Detection (Detection for LED Disconnection)
- Data Input/Output $\ddagger$
- Port A (for Data Display)
- Clock Synchronized 10 Bit Parallel Input (Schmitt Triggered Input)
- Clock Synchronized 10 Bit Parallel Output (3-State Output)
- Port B (for Dot Correction Data)
- Clock Synchronized 6 Bit Parallel Input (Schmitt-Triggered Input)
- Clock Synchronized 6 Bit Parallel Output
- Input/Output Signal Level
- CMOS Level
- Power Supply Voltage
- 4.5 V to 5.5 V (Logic, Analog and Constant Current)
- 3 V to 5.5 V (Interface)
- Maximum Output Voltage ... 15 V (Max)
- Data Transfer Rate . . . 20 MHz (Max)
- Gray Scale Clock Frequency
- 16 MHz (Max) Using Internal PLL
- 8 MHz (Max) Using External Clock
- Operating Free-Air Temperature Range $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- 100-Pin HTQFP Package ( $\mathrm{P}_{\mathrm{D}}=4.7 \mathrm{~W}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
$\dagger$ These functions are adjustable independently.
$\ddagger$ Allows the writting of all the data at port A by setting the logic to 1 .

## TLC5910

## LED DRIVER

SLLS392 - NOVEMBER 1999

## description

The TLC5910 is a constant current driver, incorporating a shift register, data latch, and constant current circuitry with current value adjustable, PLL circuitry for gray scale control clock generation, and 1024 gray scale display using pulse width control. The output current is a maximum of 80 mA with 16 bits, and the current value of constant current output can be set by one external resistor. The device has two channel I/O ports. The brightness deviation between LED modules (ICs) can be adjusted by external data input from a display data port. The brightness control for the panel can be accomplished by the brightness adjustment circuitry. Independently of these functions, the device incorporates the shift register and data latch to correct the deviation between LEDs adjusting output current using data from a dot correction data port. Moreover, the device incorporates watchdog timer (WDT) circuitry, which turns the constant current output off when a scan signal is stopped at the dynamic scanning operation. It incorporates thermal shutdown (TSD) circuitry, which turns constant current output off when the junction temperature exceeds the limit. It also incorporates LOD (LED open detection) circuitry, which creates an error signal output when LED disconnection occurs and test mode functions detect LED open or short conditions.

```
PZP PACKAGE
(TOP VIEW)
```



## functional block diagram


B.C. (brightness control) : Adjustment for brightness deviation between LED modules, and between panels.
D.C (Dot Control) : Adjustment for brightness deviation between dots.

NOTE: All the input terminals are with Schmitt-triggered inverters except RBIAS, VCOIN, PDOUT, IREF, and WDCAP.
functional block diagram for shift register and data latch

$\dagger 1$ : Connect to 16th 10 bit bus
$\ddagger 2$ : Connect to 16th 6 bit bus
B.C. (brightness control) : Adjustment for brightness deviation between LED modules, and between panels.
D.C. (dot control) : Adjustment for brightness deviation between dots.

| RSEL |  | CONNECTION |
| :---: | :---: | :---: |
| RSEL1 | RSELO |  |
| 0 | 0 | $\mathrm{~A}-\mathrm{a}, \mathrm{B}-\mathrm{c}$ |
| 0 | 1 | $\mathrm{~A}-\mathrm{b}, \mathrm{B}-\mathrm{c}$ |
| 1 | 0 | $\mathrm{~A}-\mathrm{c}$ |
| 1 | 1 | INHIBIT |

## schematic

Input


DOUT0-9, DCDOUT0-5, XGSOUT, XPOUT, BOUT


XDOWN1, XDOWN2


OUTn


Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | 1/0 |  |
| BCENA | 94 | 1 | Brightness control enable. When BCENA is low, brightness control latch is set to the default value. The output current value in this status is $100 \%$ of setting the value by an external resistor. The frequency division ratio of GSCLK is $1 / 1$. When BCENA is high, writing to brightness control latch is enabled. |
| BLANK | 67 | 1 | Blank(light off). When BLANK is high, all outputs of the constant current driver are turned off. When GSPOL is high, the output is turned on (LED on), synchronizing to the falling edge of GSCLK after the next rising edge of GSCLK, when BLANK goes from high to low. When GSPOL is low, the output is turned on (LED on), synchronizing to the rising edge of GSCLK after the next falling edge of GSCLK, when BLANK goes from high to low. |
| BOUT | 53 | 0 | BLANK buffered output |
| DCCLK | 62 | 1 | Clock input for data transfer. The input data is from DCDIN (port B) , output data at DCDOUT, and all data on the shift register for dot correction data, from DCDIN, is shifted by 1 bit synchronizing to the rising edge of DCCLK. |
| $\begin{aligned} & \text { DCDIN0 - } \\ & \text { DCDIN5 } \end{aligned}$ | $\begin{aligned} & \hline 86,87,88, \\ & 89,90,91 \end{aligned}$ | 1 | Input for 6 bit parallel data (port B). These terminals are used as a shift register input for dot correction data. |
| DCDOUT0 DCDOUT5 | $\begin{aligned} & \hline 40,39,38, \\ & 37,36,35 \end{aligned}$ | 0 | Output for 6 bit parallel data (port B). These terminals are used as a shift register output for dot correction data. |
| DCENA | 95 | 1 | Latch enable for dot correction data. When DCENA is low, the latch is set to the default value. At this time, the output current value is $100 \%$ of the value set by an external resistor. |
| DCLK | 64 | 1 | Clock input for data transfer. The input data is from DIN (port A) , all data on the shift register selected by RSEL, 1 and output data at DOUT is shifted by 1 bit synchronizing to DCLK. Note that synchronizing to either the rising or falling edge of DCLK depends on the value of DPOL. |
| DIN0 - DIN9 | $\begin{gathered} 76,77,78,79,80 \\ 81,82,83,84,85 \end{gathered}$ | 1 | Input for 10 bit parallel data (port A). These terminals are inputs to the shift register for gray scale data, brightness control, and dot correction data. The register selected is determined by RSELO, 1. |
| DOUT0 DOUT9 | $\begin{aligned} & 50,49,48,47,46 \\ & 45,44,43,42,41 \end{aligned}$ | 0 | Output for 10 bit parallel data (port A). These terminals are outputs to the shift register for gray scale data, brightness control, and dot correction data. The register selected is determined by RSELO, 1. |
| DPOL | 96 | 1 | Select the valid edge of DCLK. When DPOL is high, the rising edge of DCLK is valid. When DPOL is low, the falling edge of DCLK is valid. |
| GNDANA | 28 |  | Analog ground (internally connected to GNDLOG and GNDLED) |
| GNDLOG | 98 |  | Logic ground (internally connected to GNDANA and GNDLED) |
| GNDLED | $\begin{aligned} & 1,4,7,10,13, \\ & 16,19,22,25 \end{aligned}$ |  | LED driver ground (internally connected to GNDANA and GNDLED) |
| GSCLK | 68 | 1 | Clock input for gray scale. When MAG0 to MAG2 are all low, GSCLK is used for pulse width control, and GSCLK is used for PLL timing control when either MAG is not low. The gray scale display is accomplished by lighting LEDs on until the number of GSCLK or PLL clocks counted is equal to data latched. |
| GSPOL | 69 | 1 | Select the valid edge of GSCLK. When GSPOL is high, the rising edge of GSCLK is valid. When GSPOL is low, the falling edge of GSCLK is valid. |
| IREF | 32 | I/O | Constant current value setting. LED current is set to the desired value by connecting an external resistor between IREF and GND. The 38 times current compares current across the external resistor sink on the output terminal. |
| LEDCHK | 58 | 1 | LED disconnection detection enable. When LEDCHK is high, LED disconnection detection is enabled and XDOWN2 is valid. When LEDCHK is low, LED disconnection detection is disabled. |
| MAG0 - MAG2 | 73,72,71 | 1 | PLL multiple ratio setting. The clock frequency generated by PLL referenced to GSCLK is set. |
| OPEN | 57 |  | TEST. Factory test terminal. OPEN should be opened. |

## Terminal Functions (Continued)

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| OUT0-DOUT15 | $\begin{gathered} \hline \text { 2,3,5,6,8,9,11,12, } \\ 14,15,17,18,20,21, \\ 23,24 \end{gathered}$ | O | Constant current output |
| PDOUT | 70 | I/O | Resistor connection for PLL feedback adjustment |
| RBIAS | 74 | I/O | Resistor connection for PLL oscillation frequency setting |
| $\begin{aligned} & \text { RSELO } \\ & \text { RSEL1 } \end{aligned}$ | $\begin{aligned} & 60 \\ & 59 \end{aligned}$ | 1 | Input/output port selection and shift register data latch switching. When RSEL1 is low and RSELO is low, the gray scale data shift register latch is selected to port A and the dot correction register latch is selected to port B. <br> When RSEL1 is low and RSELO is high, the brightness control register latch is selected to port A and the dot correction register latch is selected to port B. <br> When RSEL1 is high and RSELO is low, the dot correction register latch is selected to port A and no register latch is selected to port B . |
| TEST1-TEST4 | 29,97,99,100 | 1 | TEST. Factory test terminal. These terminals should be connected to GND. |
| THERMAL PAD | package bottom |  | Heat sink pad. This pad is connected to the lowest potential IC or thermal layer. |
| TSENA | 31 | 1 | TSD(thermal shutdown) enable. When TSENA is high, TSD is enabled. When TSENA is low, TSD is disabled. |
| VCOIN | 75 | I/O | Capacitance connection for PLL feedback adjustment |
| VCCANA | 33 |  | Analog power supply voltage |
| VCCLOG | 93 |  | Logic power supply voltage |
| VCCIF | 92 |  | Interface power supply voltage |
| VCCLED | 26 |  | LED driver power supply voltage |
| WDTRG | 56 | 1 | WDT (watchdog timer) trigger input. By applying a scan signal to this terminal, the scan signal can be monitored by turning the constant current output off and protecting the LED from damage when the scan signal stopped during the constant period designed. |
| WDCAP | 30 | I/O | WDT detection time adjustment. WDT detection time is adjusted by connecting a capacitor between WDCAP and GND. When WDCAP is directly connected to GND, WDT function is disabled. In this case, WDTRG should be tied to a high or low level. |
| XDCLAT | 61 | 1 | Data latch for dot correction. When XDCLAT is high, data on the shift register for dot correction data from DCDIN (port B) goes through latch. When XDCLAT is low, data is latched. Accordingly, if data on the shift register is changed during XDCLAT high, this new value is latched (level latch). |
| XDOWN1 | 55 | O | Shutdown. XDOWN1 is configured as an open collector. It goes low when constant current output is shut down by WDT or TSD function. |
| XDOWN2 | 54 | O | LED disconnection detection output. XDOWN2 is configured as an open collector. XDOWN2 goes low when an LED disconnection is detected. |
| XDWN2TST | 27 | 1 | Test for XDOWN2. When XDWN2TST is low, XDOWN2 goes low. (This terminal is internally pulled up with $50 \mathrm{k} \Omega$ ) |
| XENABLE | 66 | 1 | DCLK enable. When XENABLE is low, data transfer is enabled. Data transfer starts on the valid edge of DCLK after XENABLE goes low. During XENABLE high, no data is transferred. |
| XGSOUT | 52 | O | Clock output for gray scale. When MAG0 to MAG2 are all low, the clock with GSCLK inverted appears on this terminal. When either MAG is not low, PLLCLK appears on this terminal. |
| XLATCH | 63 | 1 | Latch. When XLATCH is high, data on the shift register from DIN (port A) goes through latch. When XLATCH is low, data is latched. Accordingly, if data on the shift register is changed during XLATCH high, this new value is latched (level latch). |
| XOE | 65 | 1 | Data output enable. When XOE is low, DOUT0-9 terminals are driven. When XOE is high, DOUT0-9 terminals go to a high-impedance state. |
| XPOUT | 51 | 0 | GSPOL output inverted |
| XRST | 34 | 1 | Blank (Light off). When XRST is low, all the output of the constant current driver is turned off. (This terminal is internally pulled up with $50 \mathrm{k} \Omega$ ) |

## TLC5910

## LED DRIVER

## absolute maximum ratings (see Note 1) $\dagger$




```
Supply voltage for constant current circuit, VCCLED ........................................ - 0.3 V to 7 7 V
```





```
Output voltage range, }\mp@subsup{\textrm{V}}{\textrm{O}(\mathrm{ DOUT) ,}}{},\mp@subsup{\textrm{V}}{\textrm{O}(DCDOUT),}{},\mp@subsup{\textrm{V}}{\mathrm{ BOUT,}}{},\mp@subsup{\textrm{V}}{\mathrm{ XPOUT}}{
    and V XGSOUT
    -0.3 V to VCCLOG + 0.3 V
```



```
Storage temperature range, Tstr .................................................... - 400
```



```
Power dissipation rating at (or above) }\mp@subsup{\textrm{T}}{\textrm{A}}{}=2\mp@subsup{5}{}{\circ}\textrm{C
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GNDLOG terminal.
```

recommended operating conditions
dc characteristics

| PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic supply voltage, VCCLOG |  | 4.5 | 5 | 5.5 | V |
| Supply voltage for interface circuit, VCCIF |  | 3.0 | 5 | 5.5 | V |
| Supply voltage for constant current circuit, VCCLED |  | 4.5 | 5 | 5.5 | V |
| Analog power supply, VCCANA |  | 4.5 | 5 | 5.5 | V |
| Voltage between VCC, $\mathrm{V}_{\text {DIFF1 }}$ | VDIFF1 = VCCLOG - VCCANA <br> VCCLOG - VCCLED <br> VCCANA - VCCLED | -0.3 | 0 | 0.3 | V |
| Voltage between GND, VDIFF2 | VDIFF2 = GNDLOG - GNDANA GNDLOG - GNDLED <br> GNDANA - GNDLED | -0.3 | 0 | 0.3 | V |
| Voltage applied to constant current output, VOUT | OUT0 to OUT15 off |  |  | 15 | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ |  | 0.8 VCCLOG |  | VCCLOG | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ |  | GNDLOG |  | 0.2 VCCLOG | V |
| High-level output current, IOH | VCCLOG $=4.5 \mathrm{~V}$, <br> DOUTO to DOUT9, DCDOUT0 to DCDOUT5, <br> BOUT, XGSOUT, XPOUT |  |  | - 1.0 | mA |
| Low-level output current, IOL | VCCLOG = 4.5V, <br> DOUTO to DOUT9, DCDOUT0 to DCDOUT5, BOUT, XGSOUT, XPOUT |  |  | 1.0 |  |
|  | VCCLOG = 4.5 V, XDOWN1, XDOWN2 |  |  | 5 | mA |
| Constant output current, IOLC | OUT0 to OUT15 | 5 |  | 80 | mA |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ |  | -20 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| PLL capacitance, $\mathrm{C}_{\mathrm{VCO}}$ |  | 1 |  |  | $\mu \mathrm{F}$ |
| PLL resistor, $\mathrm{R}_{\text {BIAS }}$ | At 16 MHz oscillation | 22 |  |  | $\mathrm{k} \Omega$ |
| PLL resistor, RPD |  | 30 |  |  | k $\Omega$ |

ac characteristics, VCCLOG= VCCANA $=\mathrm{VCCLED}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20$ to $85^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| DCLK, DCCLK clock frequency, fDCLK, fDCCLK | At single operation |  | 20 | MHz |
|  | At cascade operation |  | 15 |  |
| DCLK, DCCLK pulse duration (high or low level), $\mathrm{t}_{\text {wh }} / \mathrm{t}_{\mathrm{w}}$ l |  | 20 |  | ns |
| GSCLK clock frequency, fGSCLK |  |  | 8 | MHz |
| GSCLK pulse duration (high or low level), $\mathrm{t}_{\mathrm{wh}} / \mathrm{t}_{\mathrm{w}} \mathrm{l}$ |  | 40 |  | ns |
| WDT clock frequency, fWDT |  |  | 8 | MHz |
| WDT pulse duration (high or low level), $\mathrm{t}_{\text {wh }} / \mathrm{t}_{\mathrm{w}}$ l |  | 40 |  | ns |
| XLATCH, XDCLAT pulse duration (high level), $\mathrm{t}_{\text {wh }}$ |  | 30 |  | ns |
| Rise / fall time, $\mathrm{t}_{\mathrm{r}} / \mathrm{l}_{\mathrm{f}}$ |  |  | 100 | ns |
| Setup time, $\mathrm{t}_{\text {su }}$ | DINn - DCLK DCDINn - DCCLK BLANK - GSCLK XENABLE - DCLK XLATCH - DCLK XLATCH - GSCLK XDCLAT - DCCLK RSEL - DCLK RSEL - DCCLK RSEL - XLATCH RSEL - XDCLAT | $\begin{array}{r} 5 \\ 5 \\ 10 \\ 15 \\ 10 \\ 10 \\ 10 \\ 10 \\ 15 \\ 30 \\ 15 \end{array}$ |  | ns |
| Hold time, $\mathrm{th}^{\text {h }}$ | DINn - DCLK <br> DCDINn - DCCLK <br> XENABLE - DCLK <br> XLATCH - DCLK <br> XDCLAT - DCCLK <br> RSEL - DCLK <br> RSEL - DCCLK <br> RSEL - XLATCH <br> RSEL - XDCLAT | $\begin{aligned} & 15 \\ & 15 \\ & 20 \\ & 30 \\ & 20 \\ & 20 \\ & 20 \\ & 20 \\ & 10 \end{aligned}$ |  | ns |

electrical characteristics, LEDCHK = L,
MIN/MAX: VCCLOG $=$ VCCANA $=$ VCCLED $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20$ to $85^{\circ} \mathrm{C}$ TYP: VCCLOG = VCCANA = VCCLED $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | DOUTn, DCOUTn, XGSOUT, XPOUT, BOUT $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\begin{array}{r} \text { VCCLOG } \\ -0.5 \end{array}$ |  |  | V |
| VOL | Low-level output voltage | DOUTn, DCOUTn, XGSOUT, XPOUT, <br> BOUT $\mathrm{IOL}=1 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | XDOWN1, XDOWN2 ${ }^{\text {IOL }}=5 \mathrm{~mA}$ |  |  | 0.5 |  |
| 1 | Input current | $\mathrm{V}_{\text {IN }}=$ VCCLOG or GNDLOG |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{\text {LLOG }}$ | Supply current (logic) | Input signal is static, <br> TSENA $=\mathrm{H}, \quad$ WDCAP $=\mathrm{OPEN}$, <br> No PLL is used |  |  | 0.1 | mA |
|  |  | Input signal is static, <br> TSENA $=\mathrm{H}, \quad$ WDCAP $=\mathrm{OPEN}$, <br> PLL multiple ratio $=1042$ |  |  | 1 | mA |
|  |  | Data transfer, <br> DCLK $=20 \mathrm{MHz}, \mathrm{GSCLK}=8 \mathrm{MHz}$ <br> No PLL is used |  | 35 | 45 |  |
|  |  | $\begin{aligned} & \text { Data transfer, } \\ & \text { DCLK }=20 \mathrm{MHz} \text {, GSCLK }=15 \mathrm{kHz} \\ & \text { PLL multiple ratio }=1042 \end{aligned}$ |  | 39 | 49 | mA |
| 'ANA | Supply current (analog) | BLANK = L, RIREF $=1200 \Omega$ |  | 6.5 | 8 | mA |
|  |  | BLANK $=$ L, R RIREF $=600 \Omega$ |  | 13 | 15 |  |
| ILED | Supply current (constant current driver) | LED turn off, R ${ }_{\text {IREF }}=1200 \Omega$ |  | 12 | 20 | mA |
|  |  | LED turn off, R IREF $=600 \Omega$ |  | 20 | 35 |  |
|  |  | $\text { VOUT }=1 \mathrm{~V}, \text { RIREF }=1200 \Omega$ <br> All output bits turn on |  | 12 | 20 |  |
|  |  | $\text { VOUT }=1 \mathrm{~V}, \text { RIREF }=600 \Omega$ <br> All output bits turn on |  | 20 | 35 |  |
| IOLC1 | Constant output current (includes error between bits) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{~V}_{\text {IREF }}=1.21 \mathrm{~V}, \\ & \mathrm{R}_{\text {IREF }}=1200 \Omega \end{aligned}$ | 35 | 40 | 45 | mA |
| IOLC2 | Constant output current (includes error between bits) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}, \mathrm{~V}_{\text {IREF }}=1.21 \mathrm{~V}, \\ & \text { RIREF }=600 \Omega \end{aligned}$ | 70 | 80 | 90 | mA |
| Iolk | Constant outnut leakage current | OUT0 to OUT15 (VOUTn = 15 V ) |  |  | 0.1 | $\mu \mathrm{A}$ |
|  |  | XDOWN1,2 (VXDOWNn $=15 \mathrm{~V}$ ) |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { DOUTn, DCDOUTn } \\ & \text { (VOUTn = VCCLOG or GND) } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {a }}$ OLC | Constant output current error between bit | $\begin{aligned} & \text { VCCLOG=VCCANA=VCCLED }=5 \mathrm{~V} \text {, } \\ & \text { VOUT }=1 \mathrm{~V} \text {, RIREF }=600 \Omega \\ & \text { All output bits turn on } \end{aligned}$ |  | $\pm 1 \%$ | $\pm 4 \%$ |  |
| ${ }^{1}$ OLCC1 | Changes in constant output current depend on supply voltage | $\begin{aligned} & \text { VOUT }=1 \mathrm{~V}, \quad \text { RIREF }=600 \Omega, \\ & \mathrm{~V}_{\text {IREF }}=1.21 \mathrm{~V} \end{aligned}$ |  | $\pm 1$ | $\pm 4$ | \%/V |
| ${ }^{1} 14 \mathrm{OLC2}$ | Changes in constant output current depend on output voltage | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ to $3 \mathrm{~V}, \mathrm{R}_{\text {IREF }}=600 \Omega$, <br> $V_{\text {IREF }}=1.21 \mathrm{~V}, \quad 1$ bit output turn on |  | $\pm 1$ | $\pm 3$ | \%/V |
| $\mathrm{T}_{\text {tsd }}$ | TSD detection temperature | Junction temperature | 150 | 160 | 170 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {wdt }}$ | WDT detection temperature | No external capacitor | 5 | 10 | 15 | ms |
| VIREF | Voltage reference | $B C E N A=L, R$ IREF $=590 \Omega$, |  | 1.21 |  | V |
| VLEDDET | Voltage applied to LED disconnection detection |  | 0.2 | 0.3 | 0.4 | V |
| Plluitter | PLL jitter | $\begin{aligned} & \mathrm{R} \mathrm{BIAS}=22 \mathrm{k} \Omega, \mathrm{RPD}=30 \mathrm{k} \Omega, \\ & \mathrm{CVCO}=0.1 \mu \mathrm{~F} \end{aligned}$ |  | 0.4\% | 2\% |  |

switching characteristics, $C_{L}=15 \mathrm{pF}$,
MIN/MAX: VCCLOG= VCCANA $=\mathrm{VCCLED}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20$ to $85^{\circ} \mathrm{C}$,
TYP: VCCLOG $=$ VCCANA $=\mathrm{VCCLED}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Rise time | DOUTn, DCDOUTn |  | 12 | 30 |  |
|  | XGSOUT, BOUT, XPOUT |  | 12 | 30 | ns |
|  | OUTn (see Figure 1) |  | 110 |  |  |
| Fall time | DOUTn, DCDOUTn |  | 10 | 30 | ns |
|  | XGSOUT, BOUT, XPOUT |  | 10 | 30 |  |
|  | OUTn (see Figure 1) |  | 130 |  |  |
| $t_{d}$ Propagation delay time | OUTn+1 - OUTn |  | 30 | 45 | ns |
|  | BLANK $\uparrow$ - OUT0 | 40 | 50 | 105 |  |
|  | BLANK - BOUT | 10 | 20 | 40 |  |
|  | GSCLK - OUT0 (see Note 2) |  | 7 |  |  |
|  | GSCLK - XGSOUT | 10 | 20 | 40 |  |
|  | DCLK - DOUTn | 15 | 30 | 45 |  |
|  | DCLK - DCDOUTn | 15 | 30 | 45 |  |
|  | DCCLK - DCDOUTn | 15 | 30 | 45 |  |
|  | XOE $\downarrow$ - DOUTn (see Note 3) | 10 | 20 | 35 |  |
|  | XOE $\uparrow$ - DOUTn (see Note 3) | 10 | 15 | 25 |  |
|  | RSEL - DOUTn | 10 | 20 | 40 |  |
|  | LEDCHK - XDOWN2 |  |  | 1000 |  |

NOTES: 2. MAGO to MAG2 are all low level.
3. Until DOUT will be turned on (drive) or turned off (Hi-Z).

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Rise Time and Fall Time Test Circuit for OUTn


Figure 2. Timing Requirements

## PRINCIPLES OF OPERATION

## setting for output constant current value

On the constant current output terminals (OUT0-15), approximately 38 times the current which flows through external resistor, $\mathrm{R}_{\text {IREF }}$ (connected between IREF and GND), can flow. The external resistor value is calculated using the following equation:

$$
\mathrm{R}_{\text {IREF }}(\Omega) \cong 38 \times 1.21(\mathrm{~V}) / \mathrm{I}_{\mathrm{O}(\mathrm{LC})}(\mathrm{A}) \text { where both BCENA and DCENA are low. }
$$

Note that more current flows if IREF is connected to GND directly.

## constant output current operation

If GSPOL is high, the constant current output turns on the sink constant current if all the gray scale data in the gray scale latch is not zero on the falling edge of the gray scale clock after the next rising edge of the gray scale clock when BLANK goes from high to low. After that, the number of the falling edge is counted by the 10 bit gray scale counter. Then, the output counted corresponding to the gray scale data is turned off (stop to sink constant current). The gray scale clock can be selected from GSCLK or that generated by internal PLL circuitry. If the shift register for gray scale is updated during XLATCH high, data on the gray scale data latch is also updated affecting the constant current output number of the gray scale. Accordingly, during the on-state of the constant current output, keep the XLATCH to a low level and hold the gray scale data latch.

## input/output port and shift register selection

The TLC5910 supplies two parallel input ports such as DIN (10 bits) and DCDIN ( 6 bits). The DIN and DCDIN ports also supply DCLK and DCCLK for shift clock, XLATCH and XDCLAT for latch, and DOUT and DCDOUT for output, respectively. The device has three types of shift register latches, gray scale data, brightness control, and dot correction. The port and shift register can be selected by RSELO and RSEL1. Table 1 shows the selection using RESLO and RSEL1. Note that the RSELn setting should be done at DCLK low, (when DPOL is high, and at DCLK high when DPOL is low). When only port A is used, DCDIN, DCDOUT, DCCLK, and XDCLAT should be connected to GND.

Table 1. Shift Register Latch Selection

| SELECTED SHIFT REGISTER LATCH |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RSEL1 | RSELO | PORT A | PORT B |  |  |
|  |  | DIN, DCLK, XLATCH, DOUT | DCDIN, DCCLK, XDCLATCH | DCDOUT |  |
| L | L | Gray scale data displayed | Dot correction | Dot correction |  |
| L | H | Brightness control | Dot correction | Dot correction |  |
| H | L | Dot correction (see Note) | Not connected | Dot correction |  |
| H | H | N/A (inhibit) | N/A (inhibit) | N/A (inhibit) |  |

NOTE: Zero is output to DOUT6 to DOUT9.

## shift register latch for gray scale data

The shift register latch for gray scale data is configured with $16 \times 10$ bits. The gray scale data, configured with 10 bits, represents the time when constant current output is being turned on, and the data range is 0 to 1023 ( 00 h to 3 FFh ). When the gray scale data is 0 , the time is shortest, and the output is not turned on(light off). When the gray scale data is 1023 , the time is longest, and it turns on during time of 1023 clocks from the gray scale clock. The configuration of the shift register and latch for gray scale data is shown in Figure 3.

## PRINCIPLES OF OPERATION



Figure 3. Relationship Between Shift Register and Latch for Gray Scale Data

## shift register latch for brightness control

The shift register latch for brightness control is configured with $1 \times 10$ bits. Using the shift register latch for brightness control, the division ratio of the gray scale clock can be set and the output current value on constant current output can be adjusted. When powered up, the latch data is indeterminate and the shift register is not initialized. Data should be written to the shift register latch prior to lighting-on (BLANK=L) when these functions are used. Also, the latch value for brightness control cannot be rewritten when the constant current output is turned on. When these functions are not used, the latch value can be set to the default value setting BCENA to low level (connect to GND). Also, DIN9 is assigned to the LSB of the reference current control to maintain the compatibility with TLC5901/02/03 family. The configuration of the shift register and the latch for brightness control is shown below.

Latch for Brightness Control


Shift Register for Brightness Control

| DOU | DIN8 <br> DATA | DIN7 <br> DATA | DIN6 <br> DATA | DIN5 DATA | DIN4 <br> DATA | DIN3 <br> DATA | DIN2 <br> DATA | DIN1 <br> DATA | DINO <br> DATA | DIN9 <br> DATA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Note A: Indicates default value at BCENA low.
Figure 4. Relationship Between Shift Register and Latch for Brightness Control

## shift register latch for dot correction

The shift register latch for dot correction is configured with $16 \times 6$ bits. Using the shift register latch for dot correction, the current value on the constant current output can be set individually. When powered up, the latch data is indeterminate and the shift register is not initialized. Data should be written to the shift register latch prior to lighting-on (BLANK=L) when these functions are used. Also, the latch value for dot correction cannot be rewritten when the constant current output is turned on. When these functions are not used, the latch value can be set to the default value setting of DCENA to low level (connect to GND). The configuration of the shift register and the latch for dot correction is shown in Figure 5.

## PRINCIPLES OF OPERATION

Latch for Dot Correction


Using Port A (RSELO=L, RSEL1=H)
Figure 5. Relationship Between Shift Register and Latch for Dot Correction

## write data to shift register latch

The shift register latch written to is selected using the RSELO and RSEL1 terminals. At port A, the data is applied to the DIN data input terminal and clocked into the shift register synchronizing to the rising edge of DCLK after XENABLE is pulled low. At port B, the data is applied to the DCDIN data input terminal and clocked into the shift register synchronizing to the rising edge of DCCLK. The shift register for the gray scale data is configured with $16 \times 10$ bits and the shift register for dot correction is configured with $16 \times 6$ bits resulting in sixteen times DCLK, and the shift register for brightness control is configured with $1 \times 10$ bits resulting in one times DCLK. At number of DCLK input for each case, data can be written into the shift register. In this condition, when XLATCH at port A or XDCLAT at port B is pulled high, data in the shift register is clocked into latch (data through), and when XLATCH at port A or XDCLAT at port B is pulled low, data is held (latch).

## PRINCIPLES OF OPERATION

## brightness control function

By writting data into the brightness control latch, the current on all constant current outputs can be adjusted to control the variation of brightness between ICs and the division ratio for the gray scale clock can be set to control the variation of brigtness for the total panel system. Furthermore, by writing data into the dot correction latch, the current on each constant current output can be adjusted.

## output current adjustment on all constant current outputs - brightness adjustment between ICs

By using the lower 6 bits of the brightness control latch, the output current can be adjusted to 64 steps. 1 step of $0.8 \%$ current ratio between $100 \%$ and $50.8 \%$ when the set output current is $100 \%$ by an external resistor (note that the current value is lower if the constant current output is corrected using the dot correction function). By using this function, the brightness control between modules (ICs) can be adjusted sending the desired data externally even if the ICs are mounted on a print-circuit board. When BCENA is pulled low, output current is set to $100 \%$.

Table 2. Relative Current Ratio For Total Constant Current Output

| CODE | CURRENT RATIO <br> $(\%)$ | $\mathbf{2 0}$ <br> $(\mathbf{m A})$ | $\mathbf{8 0}$ <br> $(\mathbf{m A )}$ | VIREF <br> $($ TYP $)$ |
| :---: | :---: | :---: | :---: | :---: |
| MSB 000000 LSB | 50.8 | 10.2 | 40.6 | 0.61 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 111110 | 99.2 | 19.8 | 79.7 | 1.20 |
| $111111 \dagger$ | 100 | 20.0 | 80.0 | 1.21 |

$\dagger$ BCENA is low.

## frequency division ratio setting for gray scale clock - panel brightness adjustment

By using the upper 4 bits of the brightness control latch, the gray scale clock can be divided into 1/1 to 1/16 If the gray scale clock is set to 16 times the speed $(1024 \times 16=16384)$ of frequency during horizontal scanning time, the brightness can be adjusted to 16 steps selecting the frequency division ratio. By using this function, the total panel brightness can be adjusted at once, and it applies to the brightness of day or night circumstances. When BCENA is pulled low, the gray scale clock is not divided. When BCENA is pulled high, the brightness can be adjusted (see Table 3).

Table 3. Relative Brightness Ratio For Total Constant Current Output

| CODE | FREQUENCY <br> DIVISION RATIO | RELATIVE BRIGHTNESS RATIO <br> $(\%)$ |
| :---: | :---: | :---: |
| MSB 0000 LSB $\dagger$ | $1 / 1$ | 6.3 |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| 1110 | $1 / 15$ | 93.8 |
| 1111 | $1 / 16$ | 100 |

$\dagger$ BCENA is low.

## PRINCIPLES OF OPERATION

## output current adjustment on each constant current output - LED brightness adjustment

By using the 6 bits of the dot correction latch, the output current on each constant current output can be adjusted to 64 steps. 1 step of $0.8 \%$ current ratio between $100 \%$ and $50.8 \%$ when the set output current is $100 \%$ by an external resistor at 111111 h of the latched value and the lower 6 bits of the brightness control register. By using this function, the brightness deviation due to LED brightness variation can be minimized. When DCENA is pulled low, the output current is set to $100 \%$ without dot correction.

Table 4. Relative Current Ratio By Constant Current Output

| CODE | CURRENT RATIO (\%) | IOLC=40 (mA) |
| :---: | :---: | :---: |
| MSB 000000 LSB | 50.8 | 20.3 |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| 111110 | 99.2 | 39.7 |
| $111111 \dagger$ | 100 | 40 |

† DCENA is low.

## clock edge selection

The high speed clock signal is delayed due to the duty ratio change through multiple stages of an IC or through the module stages shown in Figure 6.


Figure 6. Clock Edge Selection
As shown in Figure 6 a), if the falling at the internal buffer is behind the rising, the clock will disappear as multiple cascade connections are made. To resolve this problem, the duty ratio can be held unchanged using the connection as shown in Figure 6 b) if the valid clock edge can be selected (arrow in Figure 6). Note that the clock delay is not avoided even in this case.
The device incorporates the clock edge selection function for each DCLK and GSCLK. By using this function, the falling edge or rising edge for the valid edge can be selected depending on the status of DPOL and GSPOL. Thus the degradation for the duty ratio can be reduced. The relation between each signals is shown in Table 5.

## PRINCIPLES OF OPERATION

## clock edge selection (continued)

Table 5. Valid Edge For DCLK and GSCLK

| DPOL | DCLK valid edge | Operation at XENABLE $\mathbf{= H}$ |
| :---: | :---: | :---: |
| $H$ | DCLK $\uparrow$ | Pull DCLK to low level |
| L | DCLK $\downarrow$ | Pull DCLK to high level |


| GSPOL | GSCLK valid edge | PLL operation |
| :---: | :---: | :--- |
| H | GSCLK $\uparrow$ | Synchronize to the high level of DCLK |
| L | GSCLK $\downarrow$ | Synchronize to the low level of DCLK |

The device supplies XPOUT and XGSOUT output terminals for the cascade operation which invert GSPOL and GSCLK respectively. It also supplies the BOUT output terminal as a buffered BLANK to make easy timing with GSCLK and XGSOUT.

## gray scale clock generation

When MAG<0:2> are all low, the clock input from GSCLK terminal is used as the gray scale clock with no change, and except for this case internal PLL generates the clock for the gray scale control clock. When using the PLL, the gray scale clock is generated by adjusting the clock having the same number of pulses as the multiple ratio of the GSCLK reference period (when GSCLK and GSPOL are keeping the same level). Note that the reference period is required above $40 \%$ of the GSCLK period. The ratio in this case is determined depending on MAG 0 to MAG 2 as shown in Table 6.

When using PLL, internal PLLCLK is clocked out at the XGSOUT terminal. Therefore, this clock can be utilized for other devices on the same print-circuit board. Note that the number of ICs connected is limited depending on the frequency.

Table 6. PLL Multiple Ratio

| MAG2 | MAG1 | MAGO | MULTIPLE RATIO | XGSOUT |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | 1 (Signal to control GSCLK by GSPOL) | Inverted GSCLK |
| L | L | H | $2^{8+6(=262)}$ | PLLCLK <br> (Gray scale clock internally generated) |
| L | H | L | $2^{9}+10(=522)$ |  |
| L | H | H | $2^{10}+18(=1042)$ |  |
| H | L | L | $2^{11}+34(=2082)$ |  |
| H | L | H | $2^{12+66(=4162)}$ |  |
| H | H | L | $2^{13}+130$ (=8322) |  |
| H | H | H | $2^{14+258(=16642)}$ |  |

## PRINCIPLES OF OPERATION

## gray scale clock generation (continued)


a) GSPOL is high

a) GSPOL is low

Figure 7. Gray Scale Clock Generation
The oscillation frequency bandwidth as referenced for PLL can be set by an external resistor connected between RBIAS and GND. The relation between the external resistor and oscillation frequency is shown in Table 7.

Table 7. PLL Oscillation Frequency

| RBIAS | $22 \mathrm{k} \Omega$ | $30 \mathrm{k} \Omega$ | $62 \mathrm{k} \Omega$ | $120 \mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| FREQUENCY | 13 to 20 MHz | 8 to 14 MHz | 4 to 9 MHz | 3 to 5 MHz |

To make PLL stabilization, a resistor and acapacitor connection is required between VCOIN, PDOUT, and GND. The recommended value is shown in the following table in Figure 8.


Figure 8. Resistor and Capacitor Connection

## PRINCIPLES OF OPERATION

## protection

This device incorporates WDT and TSD functions. If WDT or TSD functions, the constant current output is stopped and XDOWN1 goes low. Therefore, by monitoring the XDOWN1 terminal, these failures can be detected immediately. Since the XDOWN1 output is configured as an open collector, outputs of multiple ICs are brought together.

## WDT (watchdog timer)

The constant current output is forced to turn off and XDOWN1 goes low when the fixed period elapses after the signal applied to WDTRG has not been changed. Therefore, by connecting a scan signal (signal to control line displayed) to WDTRG, the stop of the scan signal can be detected and the constant current output is turned off. This prevents the LED from burning and damage caused by continuous LED turnon at the dynamic scanning operation. The detection time can be set using an external capacitor, Cext. The typical value is approximately 10 ms without a capacitor, 160 ms with a 1000 pF capacitor, and 1500 ms with $\mathrm{a} 0.01 \mu \mathrm{~F}$ capacitor. During static operation, the WDT function is disabled connecting WDCAP to GND (high or low level should be applied to WDTRG). Note that normal operations will resume changing the WDTRG level when WDT functions.

$$
\text { WDT operational time: } \mathrm{T}(\mathrm{~ms}) \cong 10+0.15 \times \operatorname{Cext}(\mathrm{pF})
$$




Figure 9. WDT Operational Time and Usage Example

## TSD (thermal shutdown)

When the junction temperature exceeds the limit, TSD starts to function and turns constant current output off, and XDOWN1 goes low. When TSD is used, TSENA should be pulled high. When TSD is not used, TSENA should be pulled low. To recover from constant current output off-state to normal operation, the power supply should be turned off or TSENA should be pulled low once.

## PRINCIPLES OF OPERATION

## LOD function (LED open detection)

When LEDCHK is low, the LED disconnection detection function is disabled and XDOWN2 goes to a high-impedance state. When LEDCHK is high, the LED disconnection detection function is enabled, and XDOWN2 goes low if any LED is disconnected monitoring OUTn terminals to be turned on. This function is operational for sixteen OUTn terminals individually. To know which constant current output is disconnected, the level of XDOWN2 is repeatedly checked 16 times from OUT0 to OUT15 turning one constant current output on. The power supply voltage should be set so the constant current output is applied to above 0.4 V when the LED is lighting normally. Also, since the time of approximately 1000 ns is required from turning the constant current output on to XDOWN2 output, the gray scale data to be turned on during that period should be applied.
Table 8 is an example for XDOWN2 output status using four LEDs .
Table 8. XDOWN2 Output Example

| LED NUMBER | 1 | 2 | 3 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED STATUS | GOOD | NG | GOOD | NG |  |  |
| OUTn | ON | ON | ON | ON |  |  |
| XDOWN2 | LOW (by case 2, 4) |  |  |  |  |  |
| LED NUMBER | 1 | 2 | 3 | 4 |  |  |
| LED STATUS | GOOD | NG | GOOD | NG |  |  |
| OUTn | ON | ON | OFF | OFF |  |  |
| DETECTION RESULT | GOOD | NG | GOOD | GOOD |  |  |
| XDOWN2 | LOW (by case 2) |  |  |  |  |  |
| LED NUMBER | 1 | 2 | 3 | 4 |  |  |
| LED STATUS | GOOD | NG | GOOD | NG |  |  |
| OUTn | OFF | OFF | OFF | OFF |  |  |
| DETECTION RESULT | GOOD | GOOD | GOOD | GOOD |  |  |
| XDOWN2 | HIGH-IMPEDANCE |  |  |  |  |  |

## noise reduction

## concurrent switching noise reduction

Concurrent switching noise has the potential to occur when multiple outputs turn on or off at the same time. To prevent this noise, the device has a delay output terminal such as XGSOUT and BOUT for GSCLK (gray scale clock) and BLANK (blanking signal) respectively. Connecting these outputs to the GSCLK and BLANK terminals of next stage IC allows differences of the switching time between ICs. When GSCLK is output to GSOUT through the device, duty will be changed between input and output. The number of stages to be connected will be limited depending on frequency.

## delay between constant current output

The constant current output has a delay time of approximately 20 ns between outputs. This means approximately 300 ns delay time exists between OUT0 and OUT15. This time differences by delay reduces the concurrent switching noise.

## PRINCIPLES OF OPERATION

## power supply

The followings should be taken into consideration:

- VCCLOG, VCCANA and VCCLED should be supplied by a single power supply to minimize voltage differences between these terminals.
- The bypass capacitor should be located between the power supply and GND to eliminate the variation of power supply voltage.


## GND

Although GNDLOG, GNDANA, and GNDLED are internally tied together, these terminals should be externally connected to reduce noise influence.

## thermal pad

The thermal pad should be connected to GND to eliminate the noise influence when it is connected to the bottom side of IC chip. Also, the desired thermal effect will be obtained by connecting this pad to the PCB pattern with better thermal conductivity.
power rating - free-air temperature

$\dagger$ VCCLOG=VCCANA=VCCLED $=5.0 \mathrm{~V}, \mathrm{I} \mathrm{OLC}=80 \mathrm{~mA}$, $\mathrm{I} C \mathrm{C}$ is typical value.
NOTES: A. IC is mounted on PCB.
PCB size: $102 \times 76 \times 1.6\left[\mathrm{~mm}^{3}\right]$, four layers with the internal two layer being plane. The thermal pad is soldered to the PCB pattern of $10 \times 10\left[\mathrm{~mm}^{2}\right]$. For operation above $25^{\circ} \mathrm{C}$ free-air temperature, derate linearly at the rate of $38.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
B. The thermal impedance will be varied depending on mounting conditions. Since the PZP package established low thermal impedance by radiating heat from the thermal pad, the thermal pad should be soldered to the pattern with a low thermal impedance.
C. Consider thermal characteristics when selecting the material for the PCB, since the temperature will rise around the thermal pad.

Figure 10. Power Rating

## PRINCIPLES OF OPERATION

constant output current


Conditions: $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IREF }}=1.21 \mathrm{~V}$

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OLC}}(\mathrm{~m} \not \mathrm{~A}) \quad \frac{\mathrm{V}_{\mathrm{IREF}}(\mathrm{~V})}{\mathrm{R}_{\mathrm{IREF}}(\mathrm{k} \Omega)} \times 38 \\
& \mathrm{R}_{\mathrm{IREF}}(\mathrm{k} \Omega) \cong \frac{47}{\mathrm{I}_{\mathrm{OLC}}(\mathrm{~mA})}
\end{aligned}
$$

NOTE: The brightness control and dot corrected value are 100\%. The resistor, RIREF, should be located as close to the IREF terminal as possible to avoid the noise influence.

Figure 11. Current on Constant Current Output vs External Resistor





DPOL and DCLK can be replaced with signals inverted with each other. Same as the shift register for the gray scale data.
Figure 15. Timing Diagram (Shift Register for Dot Correction: Using Port A)


GSPOL, GSCLK and XGSOUT can be replaced with signals inverted with each other.
Figure 16. Timing Diagram (Constant Current Output) - MAG0 to MAG2 are all zero

MECHANICAL DATA
PZP (S-PQFP-G100)
PowerPAD ${ }^{\text {m }}$ PLASTIC QUAD FLATPACK


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

This pad is electrically and thermally connected to the backside of the die and possibly selected leads.. The demensions of the thermal pad are $2 \mathrm{~mm} \times 2 \mathrm{~mm}$. The pad is centered on the bottom of the package.
E. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

