
HIGH-SPEE SYNCHRON DUAL-PORT	
Features: • True Dual-Ported memory cells which allow simultaneous	 Dual chip enables allow for depth expansion without
access of the same memory location	additional logic
 High-speed clock to data access 	 Full synchronous operation on both ports
– Commercial: 9/12/15ns (max.)	 4ns setup to clock and 1ns hold on all control, data,
– Industrial: 12ns (max.)	and address inputs
 Low-power operation 	 Data input, address, and control registers
– IDT709079S	 Fast 9ns clock to data out in the Pipelined output mode
Active: 950mW (typ.)	 Self-timed write allows fast cycle time
Standby: 5mW (typ.)	 15ns cycle time, 66MHz operation in the Pipelined
– IDT709079L	output mode
Active: 950mW (typ.)	 TTL- compatible, single 5V (±10%) power supply
Standby: 1mW (typ.)	 Industrial temperature range (–40°C to +85°C) is
 Flow-Through or Pipelined output mode on either port via 	available for selected speeds
the FT/PIPER pin	 Available in a 100 pin Thin Quad Flatpack (TQFP)
 Counter enable and reset features 	



DECEMBER 2002

1


IDT709079S/L

High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM

Description:

The IDT709079 is a high-speed 32K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709079 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 950mW of power.

Pin Configurations^(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

IDT709079S/L High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM

Pin Names

Left Port	Right Port	Names			
CEOL, CE1L	\overline{CE} OR, CE1R	Chip Enables			
R/WL	R/Wr	Read/Write Enable			
ŌĒL	ŌĒR	Output Enable			
Aol - A14L	Aor - A14r	Address			
1/Ool - 1/O7l 1/Oor - 1/O7r		Data Input/Output			
CLKL	CLKr	Clock			
ĀDĪSL	ADSR	Address Strobe			
	CNTEN R	Counter Enable			
	CNTRST R	Counter Reset			
FT /PIPEL	FT/PIPER	Flow-Through/Pipeline			
V	CC	Power			
G	ND	Ground			

3495 tbl 01

3495 tbl 02

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	CE ₀	CE1	R/W	I/O0-7	Mode
Х	\leftarrow	Н	Х	Х	High-Z	Deselected
Х	\leftarrow	Х	L	Х	High-Z	Deselected
Х	\uparrow	L	Н	L	Din	Write
L	\uparrow	L	Н	Н	Dout	Read
Н	Х	L	Н	Х	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. OE is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2)

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
Х	Х	0	\uparrow	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0
An	Х	An	\uparrow	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
An	Ap	Ap	\uparrow	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ap	Ap + 1	\uparrow	Н	L ⁽⁵⁾	Н	D⊮o(p+1)	Counter Enabled—Internal Address generation

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_0 and \overline{OE} = VIL; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. $\overline{\text{ADS}}$ is independent of all other signals including $\overline{\text{CE}}_0$ and CE1. 5. The address counter advances if $\overline{\text{CNTEN}}$ = VIL on the rising edge of CLK, regardless of all other signals including $\overline{\text{CE}}_0$ and CE1.

3495 tbl 03

Recommended Operating <u>Temperature and Supply Voltage⁽¹⁾</u>

Grade	Ambient Temperature ⁽¹⁾	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0 ⁽¹⁾	V
VIL	Input Low Voltage	-0.5 ⁽²⁾		0.8	V

NOTES:

3495 tbl 04

3495 tbl 06

1. VTERM must not exceed Vcc +10%.

2. VIL \geq -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tbias	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc +10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	9	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF
				3495 tbl 07

NOTES:

 These parameters are determined by device characterization, but are not production tested.

3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

3495 tbl 05

DC Electrical Characteristics Over the Operating Teamperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			70907	79S/L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LL	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, ViN = 0V to Vcc	—	10	μA
llo	Output Leakage Current	\overline{CE}_0 = VIH or CE1 = VIL, VOUT = 0V to VCC	-	10	μA
Vol	Output Low Voltage	lo∟ = +4mA	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		V

NOTE:

1. At Vcc ≤ 2.0V input leakages are undefined.

709079X9 709079X12 709079X15 Com'l Only Com'l Com'l Only & Ind Typ.⁽⁴⁾ Symbol Parameter **Test Condition** Version Typ.⁽⁴⁾ Tvp.⁽⁴⁾ Max. Max. Max. Unit COM'L S 325 Icc. Dynamic Operating \overline{CE}_{L} and $\overline{CE}_{R} = V_{H}$, 210 390 200 345 190 mΑ Current Outputs Disabled L 210 350 200 305 190 285 (Both Ports Active) $f = f_{MAX}^{(1)}$ IND S 380 200 ____ ____ 340 1 200 CEL and CER = VH COM'L S Standby Current 50 135 50 110 50 110 mΑ SB1 (Both Ports - TTL 50 115 90 50 90 1 50 Level Inputs) $f = f_{MAX}^{(1)}$ IND S 50 125 ____ _____ ____ L 50 105 Standby Current COM'L S $\overline{CE}_{A''} = V_{IL}$ and 140 270 130 230 120 220 mΑ ISB2 (One Port - TTL $\overline{C}\overline{E}$ "B" = VIH⁽³⁾ L 140 240 130 200 120 190 Level Inputs) Active Port Outputs Disabled, IND S f=fMAX⁽¹⁾ 130 245 130 215 1 Both Ports CER and S ISB3 Full Standby Current COM'L 1.0 15 1.0 15 1.0 15 mΑ (Both Ports CEL > Vcc - 0.2V 0.2 0.2 5 0.2 5 5 L CMOS Level Inputs) VIN <u>></u> Vcc - 0.2V or IND S $V_{IN} \le 0.2V, f = 0^{(2)}$ 1.0 15 0.2 5 Full Standby Current $\overline{CE}_{A''} \leq 0.2V$ and COM'L S 130 245 120 205 110 195 mΑ ISB4 <u>C</u>E"B" ≥ Vcc - 0.2V⁽⁵⁾ (One Port -130 225 185 110 175 L 120 CMOS Level Inputs) $V_{IN} > \overline{V}_{CC} - 0.2V$ or IND S 120 220 Vin < 0.2V 200 Active Port Outputs Disabled L 120 $f = f_{MAX}^{(1)}$

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾ ($Vcc = 5V \pm 10\%$)

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".


4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 150mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}0x = VIL$ and CE1x = VIH

6. 'X' in part number indicates power rating (S or L).

3495 tbl 09

3495 tbl 08






Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)(3,4) (Vcc = 5V ± 10%. TA = 0°C to +70°C)

		7090 Com')79X9 I Only	709079X12 Com'l & Ind		709079X15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through)(2)	25	—	30		35		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	15	—	20		25		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	12	_	12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	12	—	12		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	6	—	8		10		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	6	_	8		10		ns
tR	Clock Rise Time		3		3	—	3	ns
tF	Clock Fall Time		3		3	—	3	ns
tsa	Address Setup Time	4	—	4		4		ns
tHA	Address Hold Time	1	—	1		1		ns
tsc	Chip Enable Setup Time	4		4		4		ns
tHC	Chip Enable Hold Time	1	_	1		1		ns
tsw	R/W Setup Time	4		4		4		ns
tHW	R/W Hold Time	1		1		1		ns
tsp	Input Data Setup Time	4	—	4		4		ns
tHD	Input Data Hold Time	1	_	1		1		ns
tSAD	ADS Setup Time	4	_	4		4		ns
thad	ADS Hold Time	1		1		1		ns
tscn	CNTEN Setup Time	4		4		4		ns
tHCN	CNTEN Hold Time	1		1		1		ns
tsrst	CNTRST Setup Time	4	_	4		4		ns
tHRST	CNTRST Hold Time	1		1		1		ns
tOE	Output Enable to Data Valid		12		12		15	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		20		25	—	30	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		9		12		15	ns
tDC	Data Output Hold After Clock High	2		2		2		ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcĸ∟z	Clock High to Output Low-Z ⁽¹⁾	2		2		2		ns
Port-to-Port	Delay		•	•		•	•	•
tCWDD	Write Port Clock High to Read Data Delay		40		40	—	50	ns
toos	Clock-to-Clock Setup Time		15		15		20	ns

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).


This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcyc2, tcb2) apply to either port. The Right Port uses the Pipelined tcyc2 and tcb2 when FT/PIPE*x* = VIH and the Flow-Through parameters (tCYC1, tCD1) when FT/PIPE"x" = VIL.


3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE*x*. FT/PIPE*x* should be treated as a DC signal, i.e. steady state during operation.

4. 'X' in part number indicates power rating (S or L).

Timing Waveform of Read Cycle for Flow-Through Output on Right Port $(\overline{FT}/PIPE^*x^* = VIL)^{(3)}$




Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE^*x^* = VIH)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{\text{ADS}}$ = VIL, $\overline{\text{CNTEN}}$ and $\overline{\text{CNTRST}}$ = VIH.
- 4. The output is disabled (High-impedance state) by $\overline{CE}_0 = V_{IH}$ or $CE_1 = V_{IL}$ following the next rising edge of clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow-Through Read⁽⁶⁾



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709079 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{OE} and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. CE0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5. \overline{OE} = V_{IL} for the Right Port, which is being read from. \overline{OE} = V_{IH} for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwDD.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcD1. tcwDD does not apply in this case.

Timing Waveform of a Left Port Write Flow-Through Right Port Read^(1,2,3,4)




NOTES:

1. $\overline{\text{OE}}$ and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/W, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.


2. Transition is measured OmV from Low or High-impedance voltage with the Output Test Load (Figure 2). 3. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1, \overline{CNTEN} , and $\overline{CNTRST} = VIH_{_}$

- 4. $\overline{\text{OE}}$ = VIL for the Right Port, which is being read from. $\overline{\text{OE}}$ = VIH for the Left Port, which is being written to.
- 5. If tccs < maximum specified, then data from right port READ is not valid until the maximum specified for tcwDD.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (\overline{OE} Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




NOTES:


1. \overline{CE}_0 and \overline{OE} = VIL; CE1, R/W, and \overline{CNTRST} = VIH.

2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



- 2. $\overline{CE}_0 = V_{IL}$; $CE_1 = V_{IH}$.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. TNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

IDT709079S/L

High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM

Functional Description

The IDT709079 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the counter registers for fast interleaved memory applications.

A HIGH on \overline{CE}_0 or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709079's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with \overline{CE}_0 LOW and CE1 HIGH to re-activate the outputs.

Depth and Width Expansion


The IDT709079 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709079 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.



High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM

Ordering Information



NOTES:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

Preliminary Datasheet: Definition

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

Datasheet Document History

Initiated datasheet document history
Converted to new format
Cosmetic and typographical corrections
Added additional notes to pin configurations
Page 14 Added Depth & Width section
Changed drawing format
Page 3 Deleted note 6 for Table II
Combined Pipelined 70V9079 family and Flow-through 70V907 family offerings into one data sheet
Page 2 Added date revision to pin configurations
Page 3 Changed information in Truth Table II
Page 4 Increased storage temperature parameter, clarified TA parameter
Page 5 Changed DC Electrical parameters-changed wording from "Open" to "Disabled"
Continued on page 17

Datasheet Document History (cont'd)

Page 4, 5 & 7 Removed industrial temp footnote from all tables 12/08/02: Page 5 & 7 Added 12ns industrial temp to DC & AC Electrical Characteristics Page 7, 8, 11 & 12 Changed ±200mV in waveform notes to 0mV Page 16 Added 12ns industrial temp and industrial temp offering footnote to ordering information Page 1 & 17 Replaced TM logo with ® logo



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.