

74F151A 8-Input Multiplexer

General Description

The F151A is a high-speed 8-input digital multiplexer. It provides in one package the ability to select one line of data from up to eight sources. The F151A can be used as a



universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Ordering Code:


Order Number	Package Number	Package Description
74F151ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F151ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F151APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I_H/I_L
		HIGH/LOW	Output I_{OH}/I_{OL}
I_0-I_7	Data Inputs	1.0/1.0	20 μ A/-0.6 mA
S_0-S_2	Select Inputs	1.0/1.0	20 μ A/-0.6 mA
$\bar{E}$	Enable Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
Z	Data Output	50/33.3	-1 mA/20 mA
$\bar{Z}$	Inverted Data Output	50/33.3	-1 mA/20 mA

Functional Description

The F151A is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Enable input ($\bar{E}$) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$Z = \bar{E} \cdot (I_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_2 \bar{S}_1 S_0 + I_2 \bar{S}_2 S_1 \bar{S}_0 + I_3 \bar{S}_2 S_1 S_0 + I_4 S_2 \bar{S}_1 \bar{S}_0 + I_5 S_2 \bar{S}_1 S_0 + I_6 S_2 S_1 \bar{S}_0 + I_7 S_2 S_1 S_0)$$


The F151A provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the F151A can provide any logic function of four variables and its negation.

Truth Table

Inputs				Outputs	
$\bar{E}$	S_2	S_1	S_0	$\bar{Z}$	Z
H	X	X	X	H	L
L	L	L	L	$\bar{I}_0$	I_0
L	L	L	H	$\bar{I}_1$	I_1
L	L	H	L	$\bar{I}_2$	I_2
L	L	H	H	$\bar{I}_3$	I_3
L	H	L	L	$\bar{I}_4$	I_4
L	H	L	H	$\bar{I}_5$	I_5
L	H	H	L	$\bar{I}_6$	I_6
L	H	H	H	$\bar{I}_7$	I_7

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +150°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC} 5% V _{CC}	2.5 2.7		V	Min	I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7.0	μA	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current	−60		−150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current		13.5	21.0	mA	Max	V _O = HIGH


AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = 0°C to +70°C C _L = 50 pF		Units
		Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay S _n to $\bar{Z}$	4.0 3.2	6.2 5.2	9.0 7.5	3.5 3.2	9.5 7.5	ns
t _{PLH} t _{PHL}	Propagation Delay S _n to Z	4.5 4.0	7.5 6.2	10.5 9.0	4.5 4.0	12.0 9.0	ns
t _{PLH} t _{PHL}	Propagation Delay $\bar{E}$ to $\bar{Z}$	3.0 3.0	4.7 4.4	6.1 6.0	3.0 2.5	7.0 6.0	ns
t _{PLH} t _{PHL}	Propagation Delay $\bar{E}$ to Z	5.0 3.5	7.0 5.3	9.5 7.0	4.0 3.0	10.5 7.5	ns
t _{PLH} t _{PHL}	Propagation Delay I _n to $\bar{Z}$	3.0 1.5	4.8 2.5	6.5 4.0	3.0 1.5	7.0 5.0	ns
t _{PLH} t _{PHL}	Propagation Delay I _n to Z	3.0 3.7	4.8 5.5	6.5 7.0	2.5 3.7	7.5 7.5	ns

Physical Dimensions inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A**



Technical drawing of a 1/2-13 UNF-2B hex head screw. The drawing shows two views: a front view (left) and a side view (right). The front view shows the hexagonal head with a height of 2.1 MAX. and a width of 1.27 TYP. The side view shows the threaded shank with a diameter of 0.35-0.51 and a length of 1.8±0.1. The drawing includes a callout for the lead tip: ALL LEAD TIPS 0.1 C. The drawing also includes a callout for the thread: 1/2-13 UNF-2B. The drawing includes a callout for the material: 304 STAINLESS STEEL. The drawing includes a callout for the finish: POLISHED. The drawing includes a callout for the tolerance: ±0.05. The drawing includes a callout for the surface finish: 0.15±0.05. The drawing includes a callout for the thread: 1/2-13 UNF-2B. The drawing includes a callout for the material: 304 STAINLESS STEEL. The drawing includes a callout for the finish: POLISHED. The drawing includes a callout for the tolerance: ±0.05. The drawing includes a callout for the surface finish: 0.15±0.05.

A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

7° TYP

0°-8° TYP

GAGE PLANE

0.60±0.15


1.25

0.25

SEATING PLANE

DETAIL A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com