


SN75ALS160

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

- Suitable for IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- High-Speed Advanced Low-Power Schottky (ALS) Circuitry
- Low Power Dissipation
... 46 mW Max Per Channel
- Fast Propagation Times ... 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis ... 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)
- Power-Up/Power-Down Protection (Glitch Free)



description/ordering information

The SN75ALS160 eight-channel general-purpose interface bus transceivers are monolithic, high-speed, advanced low-power Schottky (ALS) devices designed for two-way data communications over single-ended transmission lines. This device is designed to meet the requirements of IEEE Standard 488-1978. The transceivers feature driver outputs that can be operated in either the passive-pullup or 3-state mode. If talk enable (TE) is high, these ports have the characteristics of passive-pullup outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 mA of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when $V_{CC} = 0$. When combined with the SN75ALS161 or SN75ALS162 bus management transceiver, the pair provides the complete 16-wire interface for the IEEE-488 bus.

The SN75ALS160 is characterized for operation from 0°C to 70°C.

ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	PDIP (N)	Tube of 20	SN75ALS160N	SN75ALS160N
	SOIC (DW)	Tube of 25	SN75ALS160DW	75ALS160
		Reel of 2000	SN75ALS160DWR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

SN75ALS160
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

Function Tables

EACH DRIVER

INPUTS			OUTPUT B
D	TE	PE	
H	H	H	H
L	H	X	L
H	X	L	Z†
X	L	X	Z†


EACH RECEIVER

INPUTS			OUTPUT D
B	TE	PE	
L	L	X	L
H	L	X	H
X	H	X	Z

H = high level, L = low level, X = irrelevant,
Z = high-impedance state

† This is the high-impedance state of a
normal 3-state output modified by the
internal resistors to V_{CC} and GND.

logic diagram (positive logic)




SN75ALS160

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage, V_I	5.5 V
Low-level driver output current, I_{OL}	100 mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DW package	58°C/W
N package	69°C/W
Operating virtual junction temperature, T_J	150°C
Storage temperature range, T_{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
- All voltage values are with respect to network ground terminal.
 - Maximum power dissipation is a function of $T_J(\text{max})$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\text{max}) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - The package thermal impedance is calculated in accordance with JESD 51-7.

SN75ALS160

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current	Bus ports with pullups active		– 5.2	mA
		Terminal ports		– 800	μ A
I_{OL}	Low-level output current	Bus ports		48	mA
		Terminal ports		16	
T_A	Operating free-air temperature	0		70	$^{\circ}$ C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS†			MIN	TYP‡	MAX	UNIT
V_{IK}	Input clamp voltage		$I_I = -18$ mA,	$V_{CC} = \text{MIN}$		– 0.8	– 1.5		V
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)	Bus				0.4	0.65		V
$V_{OH}\S$	High-level output voltage	Terminal	$I_{OH} = -800$ μ A,	TE at 0.8 V, $V_{CC} = \text{MIN}$		2.7	3.5		V
		Bus	$I_{OH} = -5.2$ mA,	PE and TE at 2 V, $V_{CC} = \text{MIN}$		2.5	3.3		
V_{OL}	Low-level output voltage	Terminal	$I_{OL} = 16$ mA,	TE at 0.8 V, $V_{CC} = \text{MIN}$		0.3	0.5		V
		Bus	$I_{OL} = 48$ mA,	TE at 2 V, $V_{CC} = \text{MIN}$		0.35	0.5		
I_I	Input current at maximum input voltage	Terminal	$V_I = 5.5$ V,	$V_{CC} = \text{MAX}$		0.2	100		μ A
I_{IH}	High-level input current	Terminal, PE, or TE	$V_I = 2.7$ V,	$V_{CC} = \text{MAX}$		0.1	20		μ A
I_{IL}	Low-level input current	Terminal, PE, or TE	$V_I = 0.5$ V,	$V_{CC} = \text{MAX}$		– 10	– 100		μ A
$V_{I/O(\text{bus})}$	Voltage at bus port		$I_I(\text{bus}) = 0$			2.5	3	3.7	V
			$I_I(\text{bus}) = -12$ mA					– 1.5	V
$I_{I/O(\text{bus})}$	Current into bus port	Power on		$V_I(\text{bus}) = -1.5$ V to 0.4 V		– 1.3			mA
				$V_I(\text{bus}) = 0.4$ V to 2.5 V		0		– 3.2	
				$V_I(\text{bus}) = 2.5$ V to 3.7 V				2.5 – 3.2	
				$V_I(\text{bus}) = 3.7$ V to 5 V		0		2.5	
				$V_I(\text{bus}) = 5$ V to 5.5 V		0.7		2.5	
	Power off	Power off	$V_{CC} = 0$	$V_I(\text{bus}) = 0$ to 2.5 V				40	μ A
I_{OS}	Short-circuit output current	Terminal	$V_{CC} = \text{MAX}$			– 15	– 35	– 75	mA
		Bus	$V_{CC} = \text{MAX}$			– 25	– 50	– 125	
I_{CC}	Supply current	No load, $V_{CC} = \text{MAX}$	Terminal outputs low and enabled			42	65		mA
			Bus outputs low and enabled			52	80		
$C_{I/O(\text{bus})}$	Bus-port capacitance		$V_{CC} = 0$ to 5 V,	$V_{I/O} = 0$ to 2 V, $f = 1$ MHz		30			pF

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C.

§ V_{OH} applies to 3-state outputs only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN75ALS160

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

switching characteristics at $V_{CC} = 4.75\text{ V}$, 5 V , and 5.25 V , $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	Terminal	Bus	See Figure 1, C _L = 50 pF	10	17	ns	
t _{PHL}	Propagation delay time, high- to low-level output				10	14		
t _{PLH}	Propagation delay time, low- to high-level output	Bus	Terminal	See Figure 2, C _L = 50 pF	8	15	ns	
t _{PHL}	Propagation delay time, high- to low-level output				8	15		
t _{PZH}	Output enable time to high level	TE	Bus	See Figure 3, C _L = 50 pF	24	30	ns	
t _{PHZ}	Output disable time from high level				9	14		
t _{PZL}	Output enable time to low level				16	28		
t _{PLZ}	Output disable time from low level				12	19		
t _{PZH}	Output enable time to high level	TE	Terminal	See Figure 4, C _L = 50 pF	24	36	ns	
t _{PHZ}	Output disable time from high level				10	18		
t _{PZL}	Output enable time to low level				15	26		
t _{PLZ}	Output disable time from low level				15	24		
t _{en}	Output pullup enable time	PE	Bus	See Figure 5, C _L = 50 pF	16	24	ns	
t _{dis}	Output pullup disable time				9	16		

† All typical values are at $V_{CC} = 5\text{ V}$.

switching characteristics over recommended range of operating free-air temperature, $V_{CC} = 5\text{ V}$

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	Terminal	Bus	C _L = 30 pF, See Figure 1	7	20	ns	
t _{PHL}	Propagation delay time, high- to low-level output				8	20		
t _{PLH}	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF, See Figure 2	7	14	ns	
t _{PHL}	Propagation delay time, high- to low-level output				9	14		
t _{PZH}	Output enable time to high level	TE	Bus	C _L = 15 pF, See Figure 3	19	30	ns	
t _{PHZ}	Output disable time from high level				5	12		
t _{PZL}	Output enable time to low level				16	35		
t _{PLZ}	Output disable time from low level				9	20		
t _{PZH}	Output enable time to high level	TE	Terminal	C _L = 15 pF, See Figure 4	13	30	ns	
t _{PHZ}	Output disable time from high level				12	20		
t _{PZL}	Output enable time to low level				12	20		
t _{PLZ}	Output disable time from low level				11	20		
t _{en}	Output pullup enable time	PE	Bus	C _L = 15 pF, See Figure 5	11	22	ns	
t _{dis}	Output pullup disable time				6	12		

‡ Typical values are at $T_A = 25^\circ\text{C}$.




SN75ALS160

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS


SLLS018E – JUNE 1986 – REVISED JUNE 2004

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.
 B. C_L includes probe and jig capacitance.


Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.
 B. C_L includes probe and jig capacitance.


Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR $\leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.
- B. C_L includes probe and jig capacitance.

Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR $\leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.
- B. C_L includes probe and jig capacitance.


Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms

SN75ALS160

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $\text{PRR} \leq 1\ \text{MHz}$, 50% duty cycle, $t_r \leq 6\ \text{ns}$, $t_f \leq 6\ \text{ns}$, $Z_O = 50\ \Omega$.
- B. C_L includes probe and jig capacitance.

Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8

SN75ALS160
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018E – JUNE 1986 – REVISED JUNE 2004

TYPICAL CHARACTERISTICS




Figure 9




Figure 10




Figure 11




Figure 12

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75ALS160DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS160DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS160DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS160DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS160DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS160DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS160N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS160NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL BOX INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS160DWR	DW	20	SITE 60	330	24	10.8	13.1	2.65	12	24	Q1

TAPE AND REEL BOX DIMENSIONS



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN75ALS160DWR	DW	20	SITE 60	346.0	346.0	41.0

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



4040000-4/F 06/2004

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-013 variation AC.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
Low Power Wireless	www.ti.com/lpw

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated