

# ADC141S626 14-Bit, 50 kSPS to 250 kSPS, Differential Input, Micro Power A/D Converter

## **General Description**

The ADC141S626 is a 14-bit, 50 kSPS to 250 kSPS sampling Analog-to-Digital (A/D) converter. The converter is based on a successive-approximation register architecture where the differential nature of the analog inputs is maintained from the internal track-and-hold circuits throughout the A/D converter to provide excellent common-mode signal rejection. The ADC141S626 features an external reference that can be varied from 1.0V to  $\rm V_A$  and a zero-power track mode where the ADC is consuming the minimum amount of supply current while the internal sampling capacitor is tracking the applied analog input voltage.

The serial data output is binary 2's complement and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE™, and many common DSP serial interfaces. The conversion result is clocked out by the serial clock input and is the result of the conversion currently in progress.

The ADC141S626 may be operated with independent analog  $(V_A)$  and digital input/output  $(V_{IO})$  supplies.  $V_A$  and  $V_{IO}$  can range from 2.7V to 5.5V and can be set independent of each other. This allows a user to maximize performance and minimize power consumption by operating the analog portion of the ADC at a V<sub>A</sub> of 5V while communicating with a 3V controller on the digital side. Operating from a single 3V supply, the power consumption when operating at 200 kSPS is 2.0 mW. While operating from a single 5V supply, the power consumption when operating at 250 kSPS is 4.8 mW. The power consumption drops down to 4 µW and 13 µW respectively when the ADC141S626 enters acquisition mode. The differential input, low power consumption, and small size make the ADC141S626 ideal for direct connection to bridge sensors and transducers in battery operated systems or remote data acquisition applications.

Operation is guaranteed over the temperature range of  $-40^\circ$  C to +85°C and clock rates of 0.9 MHz to 4.5 MHz. The ADC141S626 is available in a 10-lead MSOP package.

#### **Features**

- True Differential Inputs
- Guaranteed performance from 50 kSPS to 250 kSPS
- External Reference
- Zero-Power Track Mode
- Wide Input Common-Mode Voltage Range
- Operating Temperature Range of -40°C to +85°C
- SPI™/QSPI™/MICROWIRE™/DSP compatible Serial Interface

### **Key Specifications**

	Conversion Rate	50 kSPS to 250 kSPS
	INL	± 0.95 LSB (max)
	DNL	± 0.95 LSB (max)
	SNR	82 LSB (max)
	THD	<ul><li>90 dBc (typ)</li></ul>
	ENOB	13.3 bits (min)
_	Dower Consumption	


■ Power Consumption

1 — 200 kSPS, 3V 2.0 mW (typ) — 250 kSPS, 5V 4.8 mW (typ) — Power-Down, 3V 4 μW (typ) — Power-Down, 5V 13 μW (typ)

# **Applications**

- Automotive Navigation
- Portable Systems
- Medical Instruments
- Instrumentation and Control Systems
- Motor Control
- Direct Sensor Interface

# **Connection Diagram**



TRI-STATE® is a trademark of National Semiconductor Corporation.


MICROWIRE™ is a trademark of National Semiconductor Corporation

QSPI™ and SPI™ are trademarks of Motorola. Inc.

# **Ordering Information**

Order Code	Temperature Range	Description	Top Mark
ADC141S626CIMM	-40°C to +85°C	10-Lead MSOP Package, 1000 Units Tape & Reel	X94C
ADC141S626CIMMX	-40°C to +85°C	10-Lead MSOP Package, 3500 Units Tape & Reel	X94C
ADC141S626EB		Evaluation Board	

# **Block Diagram**



# **Pin Descriptions and Equivalent Circuits**

Pin No.	Symbol	Description		
1	$V_REF$	Voltage Reference Input. A voltage reference between 1V and $V_A$ must be applied to this input. $V_{REF}$ must be decoupled to GND with a minimum ceramic capacitor value of 0.1 $\mu$ F. A bulk capacitor value of 1.0 to 10 $\mu$ F in parallel with the 0.1 $\mu$ F capacitor is recommended for enhanced performance.		
2	+IN	Non-Inverting Input. +IN is the positive analog input for the differential signal applied to the ADC141S626.		
3	–IN	Inverting Input. –IN is the negative analog input for the differential signal applied to the ADC141S626.		
4	GND	Ground. GND is the ground reference point for all signals applied to the ADC141S626.		
5	GND	Ground. GND is the ground reference point for all signals applied to the ADC141S626.		
6 <u>CS</u>		Chip Select Bar. $\overline{CS}$ is active low. A conversion begins on the falling edge of $\overline{CS}$ . The ADC141S626 is in Acquisition Mode when $\overline{CS}$ is HIGH.		
7	D <sub>OUT</sub>	Serial Data Output. The conversion result is provided on D <sub>OUT</sub> . The serial data output word is comprised of 2 null bits followed by 14 data bits (MSB first). During a conversion the data is output on the falling edges of SCLK and is valid on the subsequent rising edges.		
8	SCLK	Serial Clock. SCLK is used to control data transfer and serves as the conversion clock.		
9	V <sub>IO</sub>	Digital Input/Output Power Supply Input. A voltage source between 2.7V and 5.5V must be applied to this input. $V_{IO}$ must be decoupled to GND with a ceramic capacitor value or 0.1 $\mu$ F in parallel with a bulk capacitor value of 1.0 to 10 $\mu$ F.		
10	V <sub>A</sub>	Analog Power Supply Input. A voltage source between 2.7V and 5.5V must be applied to this input. $V_A$ must be decoupled to GND with a ceramic capacitor value of 0.1 $\mu$ F in parallel with a bulk capacitor value of 1.0 to 10 $\mu$ F.		

## **Absolute Maximum Ratings** (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

log Supply Voltage V <sub>A</sub>	-0.3V to 6.5V
tal I/O Supply Voltage V <sub>IO</sub>	-0.3V to 6.5V
age on Any Analog Input Pin to	$-0.3V$ to $(V_A + 0.3V)$
age on Any Digital Input Pin to	-0.3V to (V <sub>IO</sub> + 0.3V)
t Current at Any Pin (Note 3)	±10 mA
kage Input Current (Note 3)	±50 mA
er Consumption at T <sub>A</sub> = 25°C	See (Note 4)
Susceptibility (Note 5)	
uman Body Model	4000V
achine Model	300V
	tal I/O Supply Voltage $V_{IO}$ age on Any Analog Input Pin to age on Any Digital Input Pin to to to Current at Any Pin (Note 3) wage Input Current (Note 3) are Consumption at $T_A = 25^{\circ}C$ Susceptibility (Note 5) uman Body Model

Charge Device Model

Junction Temperature

Storage Temperature

## Operating Ratings (Notes 1, 2)

## **Package Thermal Resistance**

Package	$\theta_{JA}$	
10-lead MSOP	240°C / W	

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

### ADC141S626 Converter Electrical Characteristics (Note 7)

The following specifications apply for  $V_A = V_{IO} = V_{REF} = +2.7V$  to 5.5V and  $f_{SCLK} = 0.9$  to 3.6 MHz or  $V_A = V_{IO} = V_{REF} = +4.5V$  to 5.5V and  $f_{SCLK} = 3.6$  to 4.5 MHz;  $f_{IN} = 20$  kHz and  $C_L = 25$  pF, unless otherwise noted. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}**; all other limits are at  $T_A = 25^{\circ}C$ .

1250V

+150°C

-65°C to +150°C

Symbol	Parameter	Conditions	Typical	Limits	Units
STATIC C	CONVERTER CHARACTERISTICS				
	Resolution with No Missing Codes			14	Bits
INL	Integral Non-Linearity		±0.5	±0.95	LSB (max)
DNL	Differential Non-Linearity		±0.5	±0.95	LSB (max)
OE	Offset Error		-1	±5	LSB (max)
FSE	Positive Full-Scale Error		-3	±7	LSB (max)
FSE	Negative Full-Scale Error		0.5	±4	LSB (max)
GE	Positive Gain Error		-1.5	±6	LSB (max)
GE	Negative Gain Error		1.5	±6	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS				
CINIAD	Signal-to-Noise Plus Distortion Ratio	$V_A = V_{IO} = V_{REF} = +3V, -0.1 \text{ dBFS}$	81.9	80.1	dBc (min)
SINAD		$V_A = V_{IO} = V_{REF} = +5V, -0.1 \text{ dBFS}$	84.2	82	dBc (min)
SNR	Signal-to-Noise Ratio	$V_A = V_{IO} = V_{REF} = +3V, -0.1 \text{ dBFS}$	82	80.2	dBc (min)
SINK		$V_A = V_{IO} = V_{REF} = +5V, -0.1 \text{ dBFS}$	84.3	82	dBc (min)
TUD	Total Harmonic Distortion	$V_A = V_{IO} = V_{REF} = +3V, -0.1 \text{ dBFS}$	-102		dBc
THD		$V_A = V_{IO} = V_{REF} = +5V, -0.1 \text{ dBFS}$	-102		dBc
0500	0 . 5 . 5	$V_A = V_{IO} = V_{REF} = +3V, -0.1 \text{ dBFS}$	97		dBc
SFDR	Spurious-Free Dynamic Range	$V_A = V_{IO} = V_{REF} = +5V, -0.1 \text{ dBFS}$	101		dBc
		$V_A = V_{IO} = V_{REF} = +3V, -0.1 \text{ dBFS}$	13.3	13.0	bits (min)
ENOB	Effective Number of Bits	$V_A = V_{IO} = V_{REF} = +5V, -0.1 \text{ dBFS}$	13.7	13.3	bits (min)
FPBW	-3 dB Full Power Bandwidth	Output at 70.7%FS with Input	26		MHz
		FS Input Single-Ended Input	22		MHz

Symbol	Parameter	Conditions	Typical	Limits	Units
ANALOG	INPUT CHARACTERISTICS				
	Differential land Dance			-V <sub>REF</sub>	V (min)
$V_{IN}$	Differential Input Range			+V <sub>REF</sub>	V (max)
I <sub>DCL</sub>	DC Leakage Current	V <sub>IN</sub> = V <sub>REF</sub> or V <sub>IN</sub> = -V <sub>REF</sub>		±1	μA (max)
<u> </u>	Innut Canaditana	In Acquisition Mode	30		pF
C <sub>INA</sub>	Input Capacitance	In Conversion Mode	3		pF
CMRR	Common Mode Rejection Ratio	See the Specification Definitions for the test condition	76		dB
DIGITAL I	NPUT CHARACTERISTICS				
V <sub>IH</sub>	Input High Voltage	V <sub>IO</sub> = +2.7V to 5.5V	1.9	2.3	V (min)
V <sub>IL</sub>	Input Low Voltage	V <sub>IO</sub> = +2.7V to 5.5V	1.0	0.7	V (max)
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>A</sub>		±1	μA (max)
C <sub>IND</sub>	Input Capacitance		2	4	pF (max)
	DUTPUT CHARACTERISTICS				
.,		I <sub>SOURCE</sub> = 200 μA	V <sub>A</sub> – 0.05	V <sub>A</sub> - 0.2	V (min)
$V_{OH}$	Output High Voltage	I <sub>SOURCE</sub> = 1 mA	V <sub>A</sub> – 0.16		٧
	_	I <sub>SINK</sub> = 200 μA	0.01	0.4	V (max)
$V_{OL}$	Output Low Voltage	I <sub>SINK</sub> = 1 mA	0.05		V
I <sub>OZH</sub> , I <sub>OZL</sub>	TRI-STATE Leakage Current	Force 0V or V <sub>A</sub>		±1	μΑ (max)
C <sub>OUT</sub>	TRI-STATE Output Capacitance	Force 0V or V <sub>A</sub>	2	4	pF (max)
- 001	Output Coding	A		ary 2'S Comp	
POWER S	UPPLY CHARACTERISTICS			, _ 0 00p	
				2.7	V (min)
$V_A$	Analog Supply Voltage Range			5.5	V (max)
	Digital Input/Output Supply Voltage Range			2.7	V (min)
$V_{IO}$		(Note 9)		5.5	V (max)
	_			1.0	V (min)
$V_{REF}$	Reference Voltage Range			V <sub>A</sub>	V (max)
	Analog Supply Current, Conversion	$f_{SCLK} = 3.6 \text{ MHz}, V_A = 3V, f_S = 200 $ kSPS, $f_{IN} = 20 \text{ kHz}$	540	760	μA (max)
I <sub>VA</sub> (Conv)	Mode	f <sub>SCLK</sub> = 4.5 MHz, V <sub>A</sub> = 5V, f <sub>S</sub> = 250 kSPS, f <sub>IN</sub> = 20 kHz	740	970	μΑ (max)
I <sub>VIO</sub>	Digital I/O Supply Current, Conversion	$f_{SCLK} = 3.6 \text{ MHz}, V_A = 3V, f_S = 200 $ kSPS, $f_{IN} = 20 \text{ kHz}$	90	190	μA (max)
(Conv)	Mode	$f_{SCLK} = 4.5 \text{ MHz}, V_A = 5V, f_S = 250$ kSPS, $f_{IN} = 20 \text{ kHz}$	170	260	μA (max)
I <sub>VREF</sub>	Deference Current Conversion Made	$f_{SCLK} = 3.6 \text{ MHz}, V_A = 3V, f_S = 200 $ kSPS, $f_{IN} = 20 \text{ kHz}$	25	60	μA (max)
(Conv)	Reference Current, Conversion Mode	$f_{SCLK} = 4.5 \text{ MHz}, V_A = 5V, f_S = 250 $ kSPS, $f_{IN} = 20 \text{ kHz}$	45	80	μA (max)
I (DD)	Analog Supply Current, Power Down	f <sub>SCLK</sub> = 4.5 MHz, V <sub>A</sub> = 5V	8		μΑ
I <sub>VA</sub> (PD)	Mode (CS high)	f <sub>SCLK</sub> = 0 (Note 8)	2	3	μΑ (max)
	Digital I/O Supply Current, Power Down	f <sub>SCLK</sub> = 4.5 MHz, V <sub>A</sub> = 5V	3		μA
I <sub>VIO</sub> (PD)	Mode (CS high)	f <sub>SCLK</sub> = 0 (Note 8)	0.1	0.3	μΑ (max)
	Reference Current, Power Down Mode	$f_{SCLK} = 4.5 \text{ MHz}, V_A = 5V$	0.1		μΑ
$I_{VREF}\left(PD\right)$	(CS high)	$f_{SCLK} = 0$ (Note 8)	0.1	0.2	μA (max)
	<u> `                                    </u>	SOLK S (11515 S)	Ų.,		μ, τ (παλ)

Symbol	Parameter	Conditions	Typical	Limits	Units
PWR	Dower Consumption Conversion Made	$f_{SCLK} = 3.6 \text{ MHz}, f_{S} = 200 \text{ kSPS}, f_{IN} = 20 $ kHz, $V_{A} = V_{IO} = V_{REF} = 3.0 V$	2.0	3.0	mW
(Conv)	Power Consumption, Conversion Mode	$f_{SCLK} = 4.5 \text{ MHz}, f_{S} = 250 \text{ kSPS}, f_{IN} = 20 $ kHz, $V_{A} = V_{IO} = V_{REF} = 5.0V$	4.8	6.5	mW
PWR	Power Consumption, Power Down Mode	$f_{SCLK} = 0, V_A = V_{IO} = V_{REF} = 3.0V$ (Note 8)	3	4	μW (max)
(PD)	(CS high)	$f_{SCLK} = 0, V_A = V_{IO} = V_{REF} = 5.0V$ (Note 8)	13	17	μW (max)
PSRR	Power Supply Rejection Ratio	See the Specification Definitions for the test condition	-85		dB
AC ELEC	TRICAL CHARACTERISTICS			-	
f <sub>SCLK</sub>	Maximum Clock Frequency	$V_A = V_{IO} = V_{REF} = +2.7V \text{ to } 5.5V$	4.8	4.5	MHz (min)
f <sub>SCLK</sub>	Minimum Clock Frequency			0.9	MHz (max)
f <sub>S</sub>	Maximum Sample Rate			250	kSPS (min)
t <sub>ACQ</sub>	Acquisition/Track Time			667	ns (min)
t <sub>CONV</sub>	Conversion/Hold Time			15	SCLK cycles
t <sub>AD</sub>	Aperture Delay	See the Specification Definitions	6		ns

### **ADC141S626 Timing Specifications** (Note 7)

The following specifications apply for  $V_A = V_{IO} = V_{REF} = +2.7V$  to 5.5V and  $f_{SCLK} = 0.9$  to 4.5 MHz,  $C_L = 25$  pF, **Boldface limits apply for T\_A = T\_{MIN}** to  $T_{MAX}$ : all other limits  $T_A = 25$ °C.

Symbol	Parameter	Conditions	Typical	Limits	Units
	OC Catura Time and as to an COLK distingt address		3	6	ns (min)
t <sub>CSS</sub>	Setup Time prior to an SCLK rising edge		1/f <sub>SCLK</sub> - 3	1/f <sub>SCLK</sub> - 6	ns (max)
t <sub>DH</sub>	D <sub>OUT</sub> Hold Time after an SCLK falling edge		10	6	ns (min)
t <sub>DA</sub>	D <sub>OUT</sub> Access Time after an SCLK falling edge		28	40	ns (max)
t <sub>DIS</sub>	$D_{OUT}$ Disable Time after the rising edge of $\overline{CS}$ (Note 11)		10	20	ns (max)
t <sub>CS</sub>	Minimum CS Pulse Width		5	20	ns (min)
t <sub>EN</sub>	D <sub>OUT</sub> Enable Time after the falling edge of CS		32	51	ns (max)
t <sub>CH</sub>	SCLK High Time		67	89	ns (min)
t <sub>CL</sub>	SCLK Low Time		67	89	ns (min)
t <sub>r</sub>	D <sub>OUT</sub> Rise Time		7		ns
t <sub>f</sub>	D <sub>OUT</sub> Fall Time		7		ns

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN} < GND$  or  $V_{IN} > V_A$ ), the current at that pin should be limited to 10 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to five.

Note 4: The absolute maximum junction temperature ( $T_J$ max) for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_J$ max, the junction-to-ambient thermal resistance ( $\theta_{JA}$ ), and the ambient temperature ( $T_A$ ), and can be calculated using the formula  $P_D$ MAX = ( $T_J$ max -  $T_A$ )/ $\theta_{JA}$ . The values for maximum power dissipation listed above will be reached only when the ADC141S626 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 5: Human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor. Machine model is a 220 pF capacitor discharged through 0  $\Omega$ . Charge device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

Note 6: Reflow temperature profiles are different for lead-free packages.

Note 7: Typical values are at T<sub>J</sub> = 25°C and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 9: The value of  $V_{IO}$  is independent of the value of  $V_A$ . For example,  $V_{IO}$  could be operating at 5V while  $V_A$  is operating at 3V or  $V_{IO}$  could be operating at 3V while  $V_A$  is operating at 5V.

Note 10: While the maximum sample rate is f<sub>SCLK</sub>/18, the actual sample rate may be lower than this by having the CS rate slower than f<sub>SCLK</sub>/18.

Note 11:  $t_{DIS}$  is the time for  $D_{OUT}$  to change 10% while being loaded by the Timing Test Circuit.

# **Timing Diagrams**




FIGURE 1. ADC141S626 Single Conversion Timing Diagram




FIGURE 2. Timing Test Circuit




FIGURE 3.  $\mathbf{D}_{\text{OUT}}$  Rise and Fall Times




FIGURE 4. D<sub>OUT</sub> Hold and Access Times




FIGURE 5. Valid CS Assertion Times




FIGURE 6. Voltage Waveform for  $t_{\rm DIS}$ 

# **Specification Definitions**

**APERTURE DELAY** is the time between the first falling edge of SCLK and the time when the input signal is sampled for conversion.

**COMMON MODE REJECTION RATIO (CMRR)** is a measure of how well in-phase signals common to both input pins are rejected.

To calculate CMRR, the change in output offset is measured while the common mode input voltage is changed from 2V to 3V.

CMRR = 20 LOG (  $\Delta$  Common Input /  $\Delta$  Output Offset)

**CONVERSION TIME** is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It is the difference between Positive Full-Scale Error and Negative Full-Scale Error and can be calculated as:

Gain Error = Positive Full-Scale Error – Negative Full-Scale

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from ½ LSB below the first code transition through ½ LSB above the last code transition. The deviation of any given code from this straight line is measured from the center of that code value.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC141S626 is guaranteed not to have any missing codes.

**NEGATIVE FULL-SCALE ERROR** is the difference between the differential input voltage at which the output code transitions from negative full scale to the next code and  $-V_{REF} + 1$  LSB

**NEGATIVE GAIN ERROR** is the difference between the negative full-scale error and the offset error.

**OFFSET ERROR** is the difference between the differential input voltage at which the output code transitions from code 0000h to 0001h and 1 LSB.

**POSITIVE FULL-SCALE ERROR** is the difference between the differential input voltage at which the output code transitions to positive full scale and  $V_{\rm RFF}$  minus 1 LSB.

**POSITIVE GAIN ERROR** is the difference between the positive full-scale error and the offset error.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well a change in the analog supply voltage is rejected. PSRR is calculated from the ratio of the change in offset error for a given change in supply voltage, expressed in dB. For the ADC141S626,  $V_{\Delta}$  is changed from 4.5V to 5.5V.

PSRR = 20 LOG ( $\Delta$ Output Offset /  $\Delta V_{\Delta}$ )

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below one-half the sampling frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component below one-half the sampling frequency, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.


**TOTAL HARMONIC DISTORTION (THD)** is the ratio of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output, expressed in dB. THD is calculated as


THD=20·log<sub>10</sub> 
$$\sqrt{\frac{{A_{f2}}^2 + \dots + {A_{f6}}^2}{{A_{f1}}^2}}$$

where  $A_{f1}$  is the RMS power of the input frequency at the output and  $A_{f2}$  through  $A_{f6}$  are the RMS power in the first 5 harmonic frequencies.

**THROUGHPUT TIME** is the minimum time required between the start of two successive conversion.


# 







**INL - 250 kSPS** 

30041322






DNL vs.  $V_{REF}$ 0.75  $V_A = 5V$ 0.50 +DNL 0.25 DNL (LSB) 0.00 -0.25 -DNL -0.50 -0.75 <u></u>2.0 2.5 3.0 3.5 4.0 4.5 5.0 V<sub>REF</sub> (V) 30041318





www.national.com


8


# **Typical Performance Characteristics** $V_A = V_{IO} = V_{REF} = +5V$ , $f_{SCLK} = 4.5$ MHz, $f_{SAMPLE} = 250$ kSPS, $T_A = +25$ °C, and $f_{IN} = 20$ kHz unless otherwise stated.
















www.national.com


9


# 






SINAD vs. SCLK FREQUENCY






THD vs. SCLK FREQUENCY




SINAD vs. INPUT FREQUENCY

30041341




THD vs. INPUT FREQUENCY




30041348


30041340


# **Typical Performance Characteristics** $V_A = V_{IO} = V_{REF} = +5V$ , $f_{SCLK} = 4.5$ MHz, $f_{SAMPLE} = 250$ kSPS, $T_A = +25$ °C, and $f_{IN} = 20$ kHz unless otherwise stated.







300413












# 




30041352







**V<sub>REF</sub> CURRENT vs. TEMPERATURE** 




30041351





30041342

#### SPECTRAL RESPONSE - 250 kSPS



30041314

# **Functional Description**

The ADC141S626 is a 14-bit, 50 kSPS to 250 kSPS sampling Analog-to-Digital (A/D) converter. The converter uses a successive approximation register (SAR) architecture based upon capacitive redistribution containing an inherent sample/hold function. The differential nature of the analog inputs is maintained from the internal track-and-hold circuits throughout the A/D converter to provide excellent common-mode signal rejection.

The ADC141S626 operates from independent analog and digital supplies. The analog supply  $(V_A)$  can range from 2.7V to 5.5V and the digital input/output supply  $(V_{IO})$  can range from 2.7V to 5.5V. The ADC141S626 utilizes an external reference. The external reference can be any voltage between 1V and  $V_A$ . The value of the reference voltage determines the range of the analog input, while the reference input current depends upon the conversion rate.

The analog input is presented to the two input pins: +IN and -IN. Upon initiation of a conversion, the differential input at these pins is sampled on the internal capacitor array. The inputs are disconnected from the internal circuitry while a conversion is in progress. The ADC141S626 features a zero-power track mode where the ADC is consuming the minimum amount of supply current while the internal sampling capacitor is tracking the applied analog input voltage. Zero-power track mode is exercised by bringing chip select bar  $\overline{(CS)}$  high or when  $\overline{CS}$  is held low after the conversion is complete (after the 16th falling edge of the serial clock).

The external serial clock (SCLK) controls data transfer and serves as the conversion clock. The duty cycle of SCLK is essentially unimportant, provided the minimum clock high and low times are met. The minimum SCLK frequency is set by internal capacitor leakage. Each conversion requires 18 SCLK cycles to complete. If less than 14 bits of conversion data are required,  $\overline{CS}$  can be brought high at any point during the conversion. This procedure of terminating a conversion prior to completion is commonly referred to as short cycling.

The digital conversion result is clocked out by the SCLK input and is provided serially, most significant bit first, at the  $D_{OUT}$  pin. The digital data that is provided at the  $D_{OUT}$  pin is that of the conversion currently in progress and thus there is no pipe line delay.

#### 1.0 REFERENCE INPUT

The externally supplied reference voltage sets the analog input range. The ADC141S626 will operate with a reference voltage in the range of 1V to  $V_{\rm A}$ .

Operation with a reference voltage below 1V is also possible with slightly diminished performance. As the reference voltage (V<sub>REF</sub>) is reduced, the range of acceptable analog input voltages is reduced. Assuming a proper common-mode input voltage, the differential peak-to-peak input range is limited to twice V<sub>REF</sub>. See Section 2.3 for more details. Reducing the value of V<sub>REF</sub> also reduces the size of the least significant bit (LSB). The size of one LSB is equal to twice the reference voltage divided by 16,384. When the LSB size goes below the noise floor of the ADC141S626, the noise will span an increasing number of codes and overall performance will suffer.

For example, dynamic signals will have their SNR degrade, while D.C. measurements will have their code uncertainty increase. Since the noise is Gaussian in nature, the effects of this noise can be reduced by averaging the results of a number of consecutive conversions.

Additionally, since offset and gain errors are specified in LSB, any offset and/or gain errors inherent in the A/D converter will increase in terms of LSB size as the reference voltage is reduced.

The reference input and the analog inputs are connected to the capacitor array through a switch matrix when the input is sampled. Hence, the current requirements at the reference and at the analog inputs are a series of transient spikes that occur at a frequency dependent on the operating sample rate of the ADC141S626.

The reference current changes only slightly with temperature. See the curves, "Reference Current vs. SCLK Frequency" and "Reference Current vs. Temperature" in the Typical Performance Curves section for additional details.

#### 2.0 ANALOG SIGNAL INPUTS

The ADC141S626 has a differential input where the effective input voltage that is digitized is (+IN) - (-IN). By using this differential input, small signals common to both inputs are rejected, as shown in *Figure 7*. As is the case with all differential input A/D converters, operation with a fully differential input signal or voltage will provide better performance than with a single-ended input. However, the ADC141S626 can be presented with a single-ended input.




FIGURE 7. Analog Input CMRR vs. Frequency

The current required to recharge the input sampling capacitor will cause voltage spikes at +IN and -IN. Do not try to filter out these noise spikes. Rather, ensure that the transient settles out during the acquisition period.

#### 2.1 Differential Input Operation

With a fully differential input voltage or signal, a positive full scale output code (01 1111 1111 1111b or 1FFFh) will be obtained when (+IN) – (–IN) is greater than or equal to  $V_{REF}$  – 1 LSB. A negative full scale code (10 0000 0000 0000b or 2000h) will be obtained when (+IN) – (–IN) is less than or equal to  $-V_{REF}$  + 1 LSB. This ignores gain, offset and linearity errors, which will affect the exact differential input voltage that will determine any given output code. *Figure 8* shows the ADC141S626 being driven by a full-scale differential source.




FIGURE 8. Differential Input

#### 2.2 Single-Ended Input Operation

For single-ended operation, the non-inverting input (+IN) of the ADC141S626 can be driven with a signal that has a maximum to minimum value range that is equal to or less than twice the reference voltage. The inverting input (-IN) should be biased at a stable voltage that is halfway between these maximum and minimum values. In order to utilize the entire dynamic range of the ADC141S626, the reference voltage is limited to  $\rm V_A$  / 2. This allows the non-inverting input a maximum swing range of ground to  $\rm V_A$ . Figure 9 shows the ADC141S626 being driven by a full-scale single-ended source.




FIGURE 9. Single-Ended Input

Since the design of the ADC141S626 is optimized for a differential input, the performance degrades slightly when driven with a single-ended input. Linearity characteristics such as INL and DNL typically degrade by 0.1 LSB and dynamic characteristics such as SINAD typically degrade by 2 dB. Note that single-ended operation should only be used if the performance degradation (compared with differential operation) is acceptable.

#### 2.3 Input Common Mode Voltage

The allowable input common mode voltage ( $V_{CM}$ ) range depends upon the supply and reference voltages used for the ADC141S626. The ranges of  $V_{CM}$  are depicted in *Figure 10* and *Figure 11*. Equations for calculating the minimum and maximum common mode voltages for differential and single-ended operation are shown in *Table 1*.




FIGURE 10. V<sub>CM</sub> range for Differential Input operation




FIGURE 11. V<sub>CM</sub> range for single-ended operation

TABLE 1. Allowable V<sub>CM</sub> Range

Input Signal	Minimum V <sub>CM</sub>	Maximum V <sub>CM</sub>
Differential	V <sub>REF</sub> / 2	V <sub>A</sub> – V <sub>REF</sub> / 2
Single-Ended	$V_{REF}$	V <sub>A</sub> – V <sub>REF</sub>

#### 3.0 SERIAL DIGITAL INTERFACE

The ADC141S626 communicates via a synchronous 3-wire serial interface as shown in the Timing Diagram section.  $\overline{\text{CS}}$ , chip select, initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data.  $\text{D}_{\text{OUT}}$  is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first.

A serial frame is initiated on the falling edge of  $\overline{CS}$  and ends on the rising edge of  $\overline{CS}$ . The ADC141S626's D<sub>OUT</sub> pin is in

a high impedance state when  $\overline{CS}$  is high and is active when  $\overline{CS}$  is low; thus  $\overline{CS}$  acts as an output enable. A timing diagram for a single conversion is shown in *Figure 1*.

The ADC141S626 samples the differential input upon the assertion of  $\overline{\text{CS}}$ . Assertion is defined as bringing the  $\overline{\text{CS}}$  pin to a logic low state. For the first fifteen periods of the SCLK following the assertion of  $\overline{\text{CS}}$ , the ADC141S626 is converting the analog input voltage. On the sixteenth falling edge of SCLK, the ADC141S626 enters acquisition/track mode. For the next three periods of SCLK, the ADC141S626 is operating in acquisition mode where the ADC input is tracking the analog input signal applied across +IN and -IN. During acquisition mode, the ADC141S626 is consuming a minimal amount of power.

The ADC141S626 can enter conversion mode under three different conditions. The first condition involves  $\overline{CS}$  going low (asserted) with SCLK high. In this case, the ADC141S626 enters conversion mode on the first falling edge of SCLK after  $\overline{CS}$  is asserted. In the second condition,  $\overline{CS}$  goes low with SCLK low. Under this condition, the ADC141S626 automatically enters conversion mode and the falling edge of  $\overline{CS}$  is seen as the first falling edge of SCLK. In the third condition,  $\overline{CS}$  and SCLK go low simultaneously and the ADC141S626 enters conversion mode. While there is no timing restriction with respect to the falling edges of  $\overline{CS}$  and SCLK, see *Figure 5* for minimum and maximum setup time requirements for the falling edge of  $\overline{CS}$  with respect to the rising edge of SCLK.

#### 3.1 CS Input

The  $\overline{\text{CS}}$  (chip select bar) input is active low and is TTL and CMOS compatible. The ADC141S626 enters conversion mode when  $\overline{\text{CS}}$  is asserted and the SCLK pin is in a logic low state. The ADC141S626 is always in acquisition mode and thus consuming the minimum amount of power when  $\overline{\text{CS}}$  is high. Since  $\overline{\text{CS}}$  must be asserted to begin a conversion, the sample rate of the ADC141S626 is equal to the assertion rate of  $\overline{\text{CS}}$ .

Proper operation requires that the fall of  $\overline{CS}$  not occur simultaneously with a rising edge of SCLK. If the fall of  $\overline{CS}$  occurs during the rising edge of SCLK, the data might be clocked out one bit early. Whether or not the data is clocked out early depends upon how close the  $\overline{CS}$  transition is to the SCLK transition, the device temperature, and characteristics of the individual device. To ensure that the MSB is always clocked out at a given time (the 3rd falling edge of SCLK), it is essential that the fall of  $\overline{CS}$  always meet the timing requirement specified in the Timing Specification table.

#### 3.2 SCLK Input

The SCLK (serial clock) is used as the conversion clock and to shift out the conversion result. SCLK is TTL and CMOS compatible. Internal settling time requirements limit the maximum clock frequency while internal capacitor leakage limits the minimum clock frequency. The ADC141S626 offers guaranteed performance with the clock rates indicated in the electrical table.

The ADC141S626 enters acquisition mode on the 16th falling edge of SCLK during a conversion frame. Assuming that the LSB is clocked into a controller on the 16th rising edge of SCLK, there is a minimum acquisition time period that must be met before a new conversion frame can begin. Other than the 16th rising edge of SCLK that was used to latch the LSB into a controller, there is no requirement for the SCLK to transition during acquisition mode. Therefore, it is acceptable to idle SCLK after the LSB has been latched into the controller.

#### 3.3 Data Output

The data output format of the ADC141S626 is two's complement, as shown in *Table 2*. This table indicates the ideal output code for a given input voltage and does not include the effects of offset, gain error, linearity errors, or noise. Each data output bit is output on the falling edges of SCLK. SCLK falling edges one and two clock out leading zeros while falling edges three through sixteen clock out the conversion result, MSB first.

TABLE 2. Ideal Output Code vs. Input Voltage

Analog Input (+IN) – (–IN)	2's Complement Binary Code	2's Comp. Hex Code	2's Comp. Dec Code
V <sub>REF</sub> – 1 LSB	01 1111 1111 1111	1FFF	8191
+ 1 LSB	00 0000 0000 0001	0001	1
0V	00 0000 0000 0000	0000	0
0V – 1 LSB	11 1111 1111 1111	3FFF	-1
-V <sub>REF</sub> + 1 LSB	10 0000 0000 0000	2000	-8192

While most receiving systems will capture the digital output bits on the rising edges of SCLK, the falling edges of SCLK may be used to capture the conversion result if the minimum hold time ( $t_{DH}$ ) for  $D_{OUT}$  is acceptable. See *Figure 4* for  $D_{OUT}$  hold and access times.

 $D_{OUT}$  is enabled on the falling edge of  $\overline{CS}$  and disabled on the rising edge of  $\overline{CS}$ . If  $\overline{CS}$  is raised prior to the 16th falling edge of SCLK, the current conversion is aborted and  $D_{OUT}$  will go into its high impedance state. A new conversion will begin when  $\overline{CS}$  is taken LOW.

## **Applications Information**

#### **OPERATING CONDITIONS**

We recommend that the following conditions be observed for operation of the ADC141S626:

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ 

 $+2.7V \le V_A \le +5.5V$ 

 $+2.7V \le V_{10} \le +5.5V$ 

 $1V \le V_{REF} \le V_A$ 

 $0.9 \text{ MHz} \le f_{SCLK} \le 4.5 \text{ MHz}$ 

V<sub>CM</sub>: See Section 2.3

#### 4.0 POWER CONSUMPTION

The architecture, design, and fabrication process allow the ADC141S626 to operate at conversion rates up to 250 kSPS while consuming very little power. The ADC141S626 consumes the least amount of power while operating in acquisition mode. For applications where power consumption is critical, the ADC141S626 should be operated in acquisition mode as often as the application will tolerate. To further reduce power consumption, stop the SCLK while  $\overline{\text{CS}}$  is high.

#### 4.1 Short Cycling

Short cycling refers to the process of halting a conversion after the last needed bit is outputted. Short cycling can be used to lower the power consumption in those applications that do not need a full 14-bit resolution, or where an analog signal is being monitored until some condition occurs. In some circum-

stances, the conversion could be terminated after the first few bits. This will lower power consumption in the converter since the ADC141S626 spends more time in acquisition mode and less time in conversion mode.

Short cycling is accomplished by pulling  $\overline{CS}$  high after the last required bit is received from the ADC141S626 output. This is possible because the ADC141S626 places the latest converted data bit on  $D_{OUT}$  as it is generated. If only 10-bits of the conversion result are needed, for example, the conversion can be terminated by pulling  $\overline{CS}$  high after the 10th bit has been clocked out.

#### 4.2 Burst Mode Operation

Normal operation of the ADC141S626 requires the SCLK frequency to be eighteen times the sample rate and the  $\overline{\text{CS}}$  rate to be the same as the sample rate. However, in order to minimize power consumption in applications requiring sample rates below 250 kSPS, the ADC141S626 should be run with an SCLK frequency of 4.5 MHz and a  $\overline{\text{CS}}$  rate as slow as the system requires. When this is accomplished, the ADC141S626 is operating in burst mode. The ADC141S626 enters into acquisition mode at the end of each conversion, minimizing power consumption. This causes the converter to spend the longest possible time in acquisition mode. Since power consumption scales directly with conversion rate, minimizing power consumption requires determining the lowest conversion rate that will satisfy the requirements of the system.

#### 5.0 PCB LAYOUT AND CIRCUIT CONSIDERATIONS

For best performance, care should be taken with the physical layout of the printed circuit board. This is especially true with a low reference voltage or when the conversion rate is high. At high clock rates there is less time for settling, so it is important that any noise settles out before the conversion begins.

#### 5.1 Analog and Digital Power Supplies

Any ADC architecture is sensitive to spikes on the power supply, reference, and ground pins. These spikes may originate from switching power supplies, digital logic, high power devices, and other sources. Power to the ADC141S626 should be clean and well bypassed. A 0.1  $\mu F$  ceramic bypass capacitor and a 1  $\mu F$  to 10  $\mu F$  capacitor should be used to bypass the ADC141S626 supply, with the 0.1  $\mu F$  capacitor placed as close to the ADC141S626 package as possible.

Since the ADC141S626 has both an analog and a digital input/output supply pin, the user has three options. The first option is to tie the analog and digital supply pins together and power them with the same power supply. This is the most cost effective way of powering the ADC141S626 but it is also the least ideal. As stated previously, noise from the digital supply pin can couple into the analog supply pin and adversely affect performance. The other two options involve the user powering the analog and digital supply pins with separate supply voltages. These supply voltages can have the same amplitude or they can be different. They may be set independent of each other to any value between 2.7V and 5.5V.

Best performance will typically be achieved with the analog supply operating at 5V and the digital supply operating at 3V. Operating the analog supply at 5V offers the best linearity and dynamic performance when the reference voltage pin is also set to 5V; while operating the digital supply at 3V reduces the power consumption of the digital logic. Operating the digital interface at 3V also has the added benefit of decreasing the noise created by charging and discharging the capacitance of the digital interface pins.

#### 5.2 Voltage Reference

The reference source must have a low output impedance and needs to be bypassed with a minimum capacitor value of 0.1  $\mu$ F. A larger capacitor value of 1  $\mu$ F to 10  $\mu$ F placed in parallel with the 0.1  $\mu$ F is preferred. While the ADC141S626 draws very little current from the reference on average, there are higher instantaneous current spikes at the reference.

The reference input of the ADC141S626, like all A/D converters, does not reject noise or voltage variations. Keep this in mind if the reference voltage is derived from the power supply. Any noise and/or ripple from the supply that is not rejected by the external reference circuitry will appear in the digital results. The use of an active reference source is recommended. The LM4040 and LM4050 shunt reference families and the LM4132 and LM4140 series reference families are excellent choices for a reference source.

#### 5.3 PCB Lavout

Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry and the clock line as short as possible. Digital circuits create substantial supply and ground current transients. The logic noise generated could have significant impact upon system noise performance. To avoid performance degradation of the ADC141S626 due to supply noise, avoid using the same supply for the  $\rm V_A$  and  $\rm V_{REF}$  of the ADC141S626 that is used for digital circuity on the board.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. However, to maximize accuracy in high resolution systems, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. In addition, the clock line should also be treated as a transmission line and be properly terminated. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

A single, uniform ground plane and the use of split power planes are recommended. The power planes should be located within the same board layer. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry should be placed over the digital power plane. Furthermore, the GND pins on the ADC141S626 and all the components in the reference circuitry and input signal chain that are connected to ground should be connected to the ground plane at a quiet point. Avoid connecting these points too close to the ground point of a microprocessor, microcontroller, digital signal processor, or other high power digital device.

#### 6.0 APPLICATION CIRCUITS

The following figures are examples of the ADC141S626 in typical application circuits. These circuits are basic and will generally require modification for specific circumstances.

#### 6.1 Data Acquisition

Figure 12 shows a typical connection diagram for the ADC141S626 operating at a supply voltage of +5V. The reference pin, V<sub>REF</sub>, is connected to a 4.1V shunt reference, the LM4040-4.1, to define the analog input range of the

ADC141S626 independent of supply variation on the +5V supply line. The  $V_{REF}$  pin should be de-coupled to the ground plane by a 0.1  $\mu F$  ceramic capacitor and a tantalum capacitor of 10  $\mu F$ . It is important that the 0.1  $\mu F$  capacitor be placed as close as possible to the  $V_{REF}$  pin while the placement of the tantalum capacitor is less critical. It is also recommended that the analog and digital supply pins of the ADC141S626 be decoupled to ground by a 0.1  $\mu F$  ceramic capacitor in parallel with a 10  $\mu F$  tantalum capacitor.




FIGURE 12. Low cost, low power Data Acquisition System

#### 6.2 Bridge Sensor Application

Figure 13 shows an example of interfacing a bridge sensor to the ADC141S626. The application assumes that the bridge sensor requires buffering and amplification to fully utilize the dynamic range of the ADC and thus optimize the performance of the entire signal path. The amplification stage consists of the LMP7702, a dual precision amplifier, and some gain setting passive components. The amplification stage offers the benefit of high input impedance and high amplification capability. On the other hand, it offers no common-mode rejection of common-mode noise or DC-voltage coming from the bridge sensor.

The DAC081S101, a digital-to-analog converter (DAC), is used to bias the bridge sensor. The DAC provides a means

for dynamically adjusting the gain of the bridge sensor relative to actual maximum and minimum output conditions. Another option for biasing the bridge sensor would be powering it from the same +5V power supply voltage as the analog supply pin on the ADC141S626. This option has the benefit of providing the ideal common-mode input voltage for the ADC141S626 while keeping design complexity and cost to a minimum. However, any fluctuation in the +5V supply will still be visible in the converted result. The LM4132-4.1, a 4.1V series reference, is used as the reference voltage in the application. The ADC141S626, DAC081S101, and the LM4132-4.1 are all powered from the same +5V voltage source.




FIGURE 13. Interfacing the ADC141S626 to a Bridge Sensor

#### **6.3 Current Sensing Application**

Figure 14 shows an example of interfacing a current transducer to the ADC141S626. The current transducer converts an input current into a voltage that is converted by the ADC. Since the output voltage of the current transducer is single-ended and centered around a common-mode voltage of 2.5V, the ADC141S626 is configured with the output of the transducer driving the non-inverting input and the common-mode output voltage of the transducer driving the inverting input.

The output of the transducer has an output range of ±2V around the common-mode voltage of 2.5V. As a result, a series reference voltage of 2.0V is connected to the ADC141S626. This will allow all of the codes of the ADC141S626 to be available for the application. This configuration of the ADC141S626 is referred to as a single-ended application of a differential ADC. All of the elements in the application are conveniently powered by the same +5V power supply, keeping circuit complexity and cost to a minimum.





FIGURE 14. Interfacing the ADC141S626 to a Current Transducer

# Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS DIMENSIONS IN ( ) FOR REFERENCE ONLY

MUB10A (Rev B)

10-Lead MSOP Order Number ADC141S626CIMM NS Package Number MUB10A

### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560