

# NCP1378

## PWM Current-Mode Controller for Free-Running Quasi-Resonant Operation

The NCP1378 combines a true current mode modulator and a demagnetization detector to ensure full borderline/critical Conduction Mode in any load/line conditions and minimum drain voltage switching (Quasi-Resonant operation). Due to its inherent skip cycle capability, the controller enters burst mode as soon as the power demand falls below a predetermined level. As this happens at low peak current, no audible noise can be heard. An internal 8.0  $\mu$ s timer prevents the free-run frequency to exceed 100 kHz (therefore below the 150 kHz CISPR-22 EMI starting limit), while the skip adjustment capability lets the user select the frequency at which the burst foldback takes place.

The transformer core reset detection is done through an auxiliary winding which, brought via a dedicated pin, also enables fast Over Voltage Protection (OVP). Once an OVP has been detected, the IC permanently latches off.

The NCP1378 also features an efficient protective circuitry that, in presence of an overcurrent condition, disables the output pulses and enters a safe burst mode, trying to restart. Once the default has gone, the device auto-recovers. Finally an internal 1.0 ms Soft-Start eliminates the traditional startup stress.

The NCP1378 is tailored for low voltage applications having UVLO thresholds of 8.4 V (on) and 7.5 V (off).

### Features

- Free-Running Borderline/Critical Mode Quasi-Resonant Operation
- Latched Overvoltage Protection
- Auto-Recovery Short-Circuit Protection Via UVLO Crossover
- Current-Mode with Adjustable Skip Cycle Capability
- Internal 1.0 ms Soft-Start
- Internal Temperature Shutdown
- Internal Leading Edge Blanking
- 500 mA Peak Current Source/Sink Capability
- External Latch Triggering, e.g. Via Overtemperature Signal
- Direct Optocoupler Connection
- SPICE Models Available for TRANSient Analysis
- Internal 8.0  $\mu$ s Minimum  $T_{OFF}$
- Pb-Free Packages are Available\*

### Typical Applications

- Battery-Based Operations

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





ON Semiconductor®

<http://onsemi.com>


### MARKING DIAGRAMS



SOIC-8  
D SUFFIX  
CASE 751




PDIP-7  
P SUFFIX  
CASE 626B



A = Assembly Location  
L, WL = Wafer Lot  
Y, YY = Year  
W, WW = Work Week  
▪ or G = Pb-Free Package

### PIN CONNECTIONS



### ORDERING INFORMATION

| Device      | Package             | Shipping†        |
|-------------|---------------------|------------------|
| NCP1378DR2  | SOIC-8              | 2500 Tape & Reel |
| NCP1378DR2G | SOIC-8<br>(Pb-Free) | 2500 Tape & Reel |
| NCP1378P    | PDIP-7              | 50 Units/Rail    |
| NCP1378PG   | PDIP-7<br>(Pb-Free) | 50 Units/Rail    |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NCP1378



### Figure 1. Typical Application Schematic

## PIN FUNCTION DESCRIPTION

| Pin | Symbol          | Function                                           | Description                                                                                                                                                                                               |
|-----|-----------------|----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | Demag           | Core reset detection and OVP                       | The auxiliary FLYBACK signal ensures discontinuous operation and offers a fixed overvoltage detection level of 5.2 V.                                                                                     |
| 2   | FB              | Sets the peak current setpoint                     | By connecting an optocoupler to this pin, the peak current setpoint is adjusted accordingly to the output power demand. By bringing this pin below the internal skip level, you shut off the device.      |
| 3   | CS              | Current sense input and skip cycle level selection | This pin senses the primary current and routes it to the internal comparator via an L.E.B. By inserting a resistor in series with the pin, you control the level at which the skip operation takes place. |
| 4   | GND             | The IC ground                                      | –                                                                                                                                                                                                         |
| 5   | Drv             | Driving pulses                                     | The driver's output to an external MOSFET.                                                                                                                                                                |
| 6   | V <sub>CC</sub> | Supplies the IC                                    | This pin is connected to an external bulk capacitor of typically 47 μF.                                                                                                                                   |
| 7   | NC              | –                                                  | This unconnected pin ensures adequate creepage distance.                                                                                                                                                  |
| 8   | HV              | High-voltage pin                                   | Connected to the high-voltage rail, this pin injects a constant current into the V <sub>CC</sub> bulk capacitor and ensures a clean lossless startup sequence.                                            |

## NCP1378




Figure 2. Internal Circuit Architecture

### MAXIMUM RATINGS

| Rating                                                                                                     | Symbol          | Value       | Unit |
|------------------------------------------------------------------------------------------------------------|-----------------|-------------|------|
| Power Supply Voltage, $V_{CC}$ Pin, Continuous Voltage                                                     | $V_{CC}$ Static | 18          | V    |
| Transient Power Supply Voltage, Duration < 10 ms, $I_{V_{CC}} < 20$ mA                                     | $V_{CC}$ Pulse  | 25          | V    |
| Power Supply Voltage                                                                                       | $V_{CC}$ , Drv  | 16          | V    |
| Maximum Voltage on all other pins except Pin 8 (HV), Pin 6 ( $V_{CC}$ ) and Pin 5 (Drv)                    | –               | –0.3 to 10  | V    |
| Maximum Current into all pins except $V_{CC}$ (6), HV (8) and Demag (1) when 10 V ESD diodes are activated | –               | 5.0         | mA   |
| Maximum Current in Pin 1                                                                                   | $I_{dem}$       | +3.0/–2.0   | mA   |
| Thermal Resistance, Junction-to-Case                                                                       | $R_{\theta JC}$ | 57          | °C/W |
| Thermal Resistance, Junction-to-Air, SOIC Version                                                          | $R_{\theta JA}$ | 178         | °C/W |
| Thermal Resistance, Junction-to-Air, PDIP Version                                                          | $R_{\theta JA}$ | 100         | °C/W |
| Maximum Junction Temperature                                                                               | $T_{JMAX}$      | 150         | °C   |
| Temperature Shutdown                                                                                       | –               | 155         | °C   |
| Hysteresis in Shutdown                                                                                     | –               | 30          | °C   |
| Storage Temperature Range                                                                                  | –               | –60 to +150 | °C   |
| ESD Capability, HBM Model (All pins except $V_{CC}$ and HV)                                                | –               | 2.0         | kV   |

# NCP1378

## MAXIMUM RATINGS

| Rating                                                                                      | Symbol          | Value | Unit |
|---------------------------------------------------------------------------------------------|-----------------|-------|------|
| ESD Capability, Machine Model                                                               | –               | 200   | V    |
| Maximum Voltage on Pin 8 (HV), Pin 6 (V <sub>CC</sub> ) Decoupled to Ground with 10 $\mu$ F | V <sub>HV</sub> | 500   | V    |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**ELECTRICAL CHARACTERISTICS** (For typical values T<sub>j</sub> = 25°C, for min/max values T<sub>j</sub> = 0°C to +125°C, Max T<sub>j</sub> = 150°C, V<sub>CC</sub> = 11 V unless otherwise noted.)

| Characteristic | Pin | Symbol | Min | Typ | Max | Unit |
|----------------|-----|--------|-----|-----|-----|------|
|----------------|-----|--------|-----|-----|-----|------|

## SUPPLY SECTION

|                                                                                |   |                      |     |     |                 |         |
|--------------------------------------------------------------------------------|---|----------------------|-----|-----|-----------------|---------|
| V <sub>CC</sub> Increasing Level at which the Current Source Turns–Off         | 6 | V <sub>CCON</sub>    | 7.8 | 8.4 | 9.0             | V       |
| Minimum Operating Voltage after Turn–On                                        | 6 | V <sub>CCOFF</sub>   | 7.0 | 7.5 | 8.2             | V       |
| V <sub>CC</sub> Excursion between V <sub>CCON</sub> and V <sub>CCOFF</sub>     | 6 | V <sub>CChyst</sub>  | 0.8 | –   | –               | –       |
| V <sub>CC</sub> Decreasing Level at which the Latchoff Phase Ends              | 6 | V <sub>CClatch</sub> | –   | 5.5 | –               | V       |
| Internal IC Consumption, No Output Load on Pin 5, F <sub>SW</sub> = 60 kHz     | 6 | ICC1                 | –   | 1.0 | 1.3<br>(Note 1) | mA      |
| Internal IC Consumption, 1.0 nF Output Load on Pin 5, F <sub>SW</sub> = 60 kHz | 6 | ICC2                 | –   | 1.6 | 2.0<br>(Note 1) | mA      |
| Internal IC Consumption, Latchoff Phase, V <sub>CC</sub> = 6.0 V               | 6 | ICC3                 | –   | 220 | –               | $\mu$ A |

## INTERNAL STARTUP CURRENT SOURCE (T<sub>j</sub> > 0°C)

|                                                      |   |     |     |     |     |    |
|------------------------------------------------------|---|-----|-----|-----|-----|----|
| High–Voltage Current Source, V <sub>CC</sub> = 7.8 V | 8 | IC1 | 2.4 | 4.0 | 6.0 | mA |
| High–Voltage Current Source, V <sub>CC</sub> = 0     | 8 | IC2 | –   | 4.5 | –   | mA |

## DRIVE OUTPUT

|                                                                 |   |                 |     |    |    |          |
|-----------------------------------------------------------------|---|-----------------|-----|----|----|----------|
| Output Voltage Rise–Time @ CL = 1.0 nF, 10–90% of Output Signal | 5 | T <sub>r</sub>  | –   | 40 | –  | ns       |
| Output Voltage Fall–Time @ CL = 1.0 nF, 10–90% of Output Signal | 5 | T <sub>f</sub>  | –   | 20 | –  | ns       |
| Source Resistance                                               | 5 | R <sub>OH</sub> | 10  | 20 | 36 | $\Omega$ |
| Sink Resistance                                                 | 5 | R <sub>OL</sub> | 4.0 | 10 | 20 | $\Omega$ |

## CURRENT COMPARATOR (Pin 5 not loaded)

|                                                                |   |                    |     |      |     |         |
|----------------------------------------------------------------|---|--------------------|-----|------|-----|---------|
| Input Bias Current @ 1.0 V Input Level on Pin 3                | 3 | I <sub>IB</sub>    | –   | 0.02 | –   | $\mu$ A |
| Maximum Internal Current Setpoint                              | 3 | I <sub>Limit</sub> | 0.9 | 1.0  | 1.1 | V       |
| Propagation Delay from Current Detection to Gate OFF State     | 3 | T <sub>DEL</sub>   | –   | 110  | 160 | ns      |
| Leading Edge Blanking Duration                                 | 3 | T <sub>LEB</sub>   | –   | 340  | –   | ns      |
| Internal Current Offset Injected on the CS Pin During OFF Time | 3 | I <sub>skip</sub>  | –   | 200  | –   | $\mu$ A |

## OVERVOLTAGE SECTION (V<sub>CC</sub> = 11 V)

|                              |   |                     |     |     |     |         |
|------------------------------|---|---------------------|-----|-----|-----|---------|
| Sampling Delay After ON Time | 1 | T <sub>sample</sub> | –   | 4.5 | –   | $\mu$ s |
| OVP Internal Reference Level | 1 | V <sub>ref</sub>    | 4.6 | 5.2 | 6.3 | V       |

## FEEDBACK SECTION (V<sub>CC</sub> = 11 V, Pin 5 loaded by 1.0 k $\Omega$ )

|                                          |   |                    |   |     |   |            |
|------------------------------------------|---|--------------------|---|-----|---|------------|
| Internal Pullup Resistor                 | 2 | R <sub>up</sub>    | – | 20  | – | k $\Omega$ |
| Pin 3 to Current Setpoint Division Ratio | – | I <sub>ratio</sub> | – | 3.3 | – | –          |
| Internal Soft–Start                      | – | T <sub>ss</sub>    | – | 1.0 | – | ms         |

## DEMAGNETIZATION DETECTION BLOCK

|                                                         |   |                 |    |    |    |    |
|---------------------------------------------------------|---|-----------------|----|----|----|----|
| Input Threshold Voltage (V <sub>pin</sub> 1 Decreasing) | 1 | V <sub>th</sub> | 30 | 50 | 90 | mV |
| Hysteresis (V <sub>pin</sub> 1 Decreasing)              | 1 | V <sub>H</sub>  | –  | 20 | –  | mV |

# NCP1378

## DEMAGNETIZATION DETECTION BLOCK

|                                                                                                                   |        |                        |             |            |            |               |
|-------------------------------------------------------------------------------------------------------------------|--------|------------------------|-------------|------------|------------|---------------|
| Input Clamp Voltage<br>High State ( $I_{pin\ 1} = 3.0\text{ mA}$ )<br>Low State ( $I_{pin\ 1} = -2.0\text{ mA}$ ) | 1<br>1 | $V_{C_H}$<br>$V_{C_L}$ | 8.0<br>-0.9 | 10<br>-0.7 | 12<br>-0.5 | V             |
| Demag Propagation Delay                                                                                           | 1      | $T_{dem}$              | –           | 240        | –          | ns            |
| Internal Input Capacitance at $V_{pin\ 1} = 1.0\text{ V}$                                                         | 1      | $C_{par}$              | –           | 10         | –          | pF            |
| Internal Blanking Delay after $T_{ON}$                                                                            | 1      | $T_{blank}$            | –           | 8.0        | –          | $\mu\text{s}$ |

1. Max value at  $T_j = 0^\circ\text{C}$ , please see characterization curves.

TYPICAL CHARACTERISTICS




Figure 3. V<sub>CCON</sub> Threshold versus Temperature




Figure 4. V<sub>CCOFF</sub> Threshold versus Temperature




Figure 5. Current Consumption (No Load) versus Temperature




Figure 6. Current Consumption (1.0 nF Load) versus Temperature




Figure 7. HV Current Source at V<sub>CC</sub> = 10 V versus Temperature




Figure 8. Maximum Current Setpoint versus Temperature

TYPICAL CHARACTERISTICS




Figure 9. Drive Source Resistance versus Temperature




Figure 10. Drive Sink Resistance versus Temperature




Figure 11. Demagnetization Detection Threshold versus Temperature




Figure 12. OVP Threshold versus Temperature




Figure 13. Minimum  $T_{OFF}$  versus Temperature




Figure 14. Demagnetization Detection Timeout versus Temperature

## APPLICATION INFORMATION

## INTRODUCTION

The NCP1378 implements a standard current mode architecture where the switch-off time is dictated by the peak current setpoint, whereas the core reset detection triggers the turn-on event. This component represents the ideal candidate where low part-count is the key parameter in applications supplied by a battery. Due to its high-performance High-Voltage technology, the NCP1378 incorporates all the necessary components/features needed to build a rugged and reliable Switchmode Power Supply (SMPS):

- **Transformer Core Reset Detection:** Borderline/critical operation is ensured whatever the operating conditions are. As a result, there are virtually no primary switch turn-on losses and no secondary diode recovery losses. The converter also stays a first-order system and accordingly eases the feedback loop design.
- **Quasi-Resonant Operation:** By delaying the turn-on event, it is possible to restart the MOSFET in the minimum of the drain-source wave, ensuring reduced EMI/video noise perturbations. In nominal power conditions, the NCP1378 operates in Borderline Conduction Mode (BCM) also called Critical Conduction Mode.
- **Undervoltage Lockout (UVLO):** When  $V_{CC}$  falls below UVLO, all pulses are stopped and the IC consumption drops down to a few hundreds of  $\mu A$  (ICC3 data). When  $V_{CC}$  reaches the latchoff level (5.5 V typical), the startup current source is activated and brings  $V_{CC}$  back to  $V_{CCON}$  where the IC attempts to startup.
- **Overvoltage Protection (OVP):** By sampling the plateau voltage on the demagnetization winding, the NCP1378 goes into latched fault condition whenever an over-voltage condition is detected. The controller stays fully latched in this position until the  $V_{CC}$  is cycled down to 4.0 V, e.g. when the user unplugs the power supply from the mains outlet and replugs it.
- **External LatchTrip Point:** By externally forcing a level on the OVP greater than the internal setpoint, it is possible to latchoff the IC, e.g. with a signal coming from a temperature sensor.

- **Adjustable Skip Cycle Level:** By offering the ability to tailor the level at which the skip cycle takes place, the designer can make sure that the skip operation only occurs at low peak current. This point guarantees a noise-free operation with cheap transformer. This option also offers the ability to fix the maximum switching frequency when entering light load conditions.
- **Overcurrent Protection (OCP):** NCP1378 enters burst mode as soon as the power supply undergoes an overload, which is detected through the sense of the auxiliary voltage. As detailed above, as soon as  $V_{CC}$  crosses the UVLO level (called  $V_{CCOFF}$  in the electrical table), all pulses are stopped and the device enters a safe low power operation that prevents from any lethal thermal runaway. By monitoring the  $V_{CC}$  level, the startup current source is activated ON and OFF to create a kind of burst mode where the SMPS tries to restart. If the fault has gone, the SMPS resumes operation. On the other hand, if the fault is still there, the burst sequence starts again.

## Startup Sequence

When the power supply is first powered from the mains outlet, the internal current source (typically 4.0 mA) is biased and charges up the  $V_{CC}$  capacitor. When the voltage on this  $V_{CC}$  capacitor reaches the  $V_{CCON}$  level (typically 8.4 V), the current source turns off and no longer wastes any power. At this time, the  $V_{CC}$  capacitor only supplies the controller and the auxiliary supply is supposed to take over before  $V_{CC}$  collapses below  $V_{CCOFF}$ . Figure 15 shows the internal arrangement of this structure.






Figure 15. The Current Source Brings  $V_{cc}$  Above  $V_{ccON}$  and Then Turns Off

Once the power supply has started, the Vcc shall be constrained below 16 V, which is the maximum rating on pin 6. Figure 16 portrays a typical NCP1378 startup sequence with a Vcc regulated at 8.0 V.



**Figure 16. A Typical Startup Sequence for the NCP1378**



**Figure 17. The Skip Cycle Takes Place at Low Peak Currents which Guarantees Noise-Free Operation**

The skip level selection is done through a simple resistor inserted between the current sense input and the sense element. Every time the NCP1378 output driver goes low, a 200  $\mu$ A source forces a current to flow through the sense pin (Figure 18): when the driver is high, the current source is off and the current sense information is normally processed. As soon as the driver goes low, the current source delivers 200  $\mu$ A and develops a ground referenced voltage across Rskip. If this voltage is below the feedback voltage, the current sense comparator stays in the low state and the internal latch can be triggered by the next clock cycle. Now, if because of a low load mode the feedback

### Skipping Cycle Mode

The NCP1378 automatically skips switching cycles when the output power demand drops below a given level. This is accomplished by monitoring the FB pin. In normal operation, pin 2 imposes a peak current accordingly to the load value. If the load demand decreases, the internal loop asks for less peak current. When this setpoint reaches a determined level, the IC prevents the current from decreasing further down and starts to blank the output pulses: the IC enters the so-called skip cycle mode, also named controlled burst operation. The power transfer now depends upon the width of the pulse bunches (Figure 17) and follows the following formula:


$$\frac{1}{2} \cdot L_p \cdot I_p^2 \cdot F_{sw} \cdot D_{burst} \text{ with:}$$

$L_p$  = Primary inductance

$F_{sw}$  = Switching frequency within the burst


$I_p$  = Peak current at which skip cycle occurs

$D_{burst}$  = Burst width/burst recurrence



**Figure 18. A Patented Method Allows for Skip Level Selection via a Series Resistor Inserted in Series with the Current**

voltage is below Rskip level, then the current sense comparator permanently resets the latch and the next clock cycle (given by the demagnetization detection) is ignored: we are skipping cycles as shown by Figure 17. As soon as the feedback voltage goes up again, there can be two situations: the recurrent period is small and a new demagnetization detection (next wave) signal triggers the NCP1378. To the opposite, in low output power conditions, no more ringing waves are present on the drain and the toggling of the current sense comparator alone initiates a new cycle start. Figure 19 depicts these two different situations.




**Figure 19.** When the primary natural ringing becomes too low, the current sense initiates a new cycle when FB passes the skip level.

#### Demagnetization Detection


The core reset detection is done by monitoring the voltage activity on the auxiliary winding. This voltage

features a FLYBACK polarity. The typical detection level is fixed at 50 mV as exemplified by Figure 20.



**Figure 20.** Core Reset Detection is Done through a Dedicated Auxiliary Winding Monitoring

An internal timer prevents any restart within 8.0  $\mu$ s further to the driver going-low transition. This prevents the switching frequency to exceed  $(1.0/T_{ON} + 8.0 \mu s)$  but also




**Figure 21.** Internal Pad Implementation

avoid false leakage inductance tripping at turn-off. In some cases, the leakage inductance kick is so energetic, that a slight filtering is necessary.

The NCP1378 demagnetization detection pad features a specific component arrangement as detailed by Figure 21. In this picture, the zener diodes network protect the IC against any potential ESD discharge that could appear on the pins. The first ESD diode connected to the pad, exhibits a parasitic capacitance. When this parasitic capacitance (10 pF typically) is combined with R<sub>dem</sub>, a restart delay is created and the possibility to switch right in the drain-source wave exists. This guarantees QR operation with all the associated benefits (low EMI, no turn-on losses etc.). R<sub>dem</sub> should be calculated to limit the maximum current flowing through pin 1 to less than +3.0 mA/−2.0 mA: If during turn-on, the auxiliary winding delivers 30 V (at the highest line level), then the minimum R<sub>dem</sub> value is defined by:  $30 + 0.7/3.0 \text{ mA} = 10.2 \text{ k}\Omega$ . This value will be further increased e.g. to introduce a restart delay and also a slight filtering in case of high leakage energy.

Figure 22 portrays a typical V<sub>DS</sub> shot at nominal output power.




**Figure 22. The NCP1378 Operates in Borderline/Critical Operation**

#### Overvoltage Protection

The overvoltage protection works by sampling the plateau voltage 4.5 μs after the turn-off sequence. This delay guarantees a clean plateau, providing that the leakage inductance ringing has been fully damped. If this would not be the case, the designer should install a small RC damper across the transformer primary inductance connections.

Figure 23 shows where the sampling occurs on the auxiliary winding.



**Figure 23. A Voltage Sample is Taken 4.5 μs After the Turn-Off Sequence**

When an OVP condition has been detected, the NCP1378 enters a latchoff phase and stops all switching operations. The controller stays fully latched in this position and the startup source being still active, it keeps the V<sub>CC</sub> going up and down between 8.4 V and 5.5 V. This state lasts until the V<sub>CC</sub> is cycled down to 4.0 V, e.g. when the user unplugs the power supply from the mains outlet.

By default, the OVP comparator is biased to a 5.2 V reference level and pin1 is directly routed to the comparator. As a result, when V<sub>pin1</sub> reaches 5.2 V, the OVP comparator is triggered. The threshold can thus be adjusted by either modifying the power winding to auxiliary winding turn ratios to match this 5.2 V level or insert a resistor from pin1 to ground to cope with your design requirement.

#### Latching Off the NCP1378

In certain cases, it can be very convenient to externally shut down permanently the NCP1378 via a dedicated signal, e.g. coming from a temperature sensor (Figure 24). The reset occurs when the user unplugs the power supply from the mains outlet. To trigger the latchoff by an external signal, a simple PNP transistor can do the work, as Figure 25 shows.




Figure 24. A simple CTN triggers the latchoff as soon as the temperature exceeds a given setpoint.




Figure 25. A simple transistor arrangement allows to trigger the latchoff by an external signal.

### Shutting Off the NCP1378

Shutdown can easily be implemented through a simple NPN bipolar transistor as depicted by Figure 6. When OFF, Q1 is transparent to the operation. When forward biased, the transistor pulls the FB pin to ground ( $V_{cesat} \approx 200 \text{ mV}$ ) and permanently disables the IC. A small time constant on the transistor base will avoid false triggering (Figure 26).




Figure 26. A Simple Bipolar Transistor Totally Disables the IC

### Overload Operation

In applications where the output current is purposely not controlled (e.g. wall adapters delivering raw DC level), it is interesting to implement a true short-circuit protection. A short-circuit actually forces the output voltage to be at a low level, preventing a bias current to circulate in the

optocoupler LED. As a result, the auxiliary voltage also decreases because it also operates in Flyback and thus duplicates the output voltage, providing the leakage inductance between windings is kept low. To account for this situation and properly protect the power supply, NCP1378 hosts a dedicated overload detection circuitry. Once activated, this circuitry imposes to deliver pulses in a burst manner with a low Duty Cycle. The system auto-recovers when the fault condition disappears.

During the startup phase, the peak current is pushed to the maximum until the output voltage reaches its target and the feedback loop takes over. The auxiliary voltage takes place after a few switching cycles and self-supplies the IC. In presence of a short circuit on the output, the auxiliary voltage will go down until it crosses the undervoltage lockout level of typically 7.5 V. When this happens, NCP1378 immediately stops the switching pulses and unbiases all unnecessary logical blocks. The overall consumption drops, while keeping the gate grounded, and the  $V_{CC}$  slowly falls down. As soon as  $V_{CC}$  reaches typically 5.5 V, the startup source turns-on again and a new startup sequence occurs, bringing  $V_{CC}$  toward 8.4 V as an attempt to restart. If the default has gone, then the power supply normally restarts. If not, a new protective burst is initiated, shielding the SMPS from any runaway. Figure 27 portrays the typical operating signals in short circuit.




Figure 27. Typical Waveforms in Short Circuit Conditions

#### Soft-Start

The NCP1378 features an internal 1.0 ms Soft-Start to soften the constraints occurring in the power supply during startup. It is activated during the power on sequence. As soon as  $V_{CC}$  reaches  $V_{CCON}$ , the peak current is gradually increased from nearly zero up to the maximum clamping level (e.g. 1.0 V). The Soft-Start is also activated during the overcurrent burst (OCP) sequence. Every restart attempt is followed by a Soft-Start activation. Generally speaking, the Soft-Start will be activated when  $V_{CC}$  ramps up either from zero (fresh power-on sequence) or 5.5 V, the latch-off voltage occurring during OCP.

#### Calculating the VCC Capacitor

The  $V_{CC}$  capacitor can be calculated knowing the IC consumption as soon as  $V_{CC}$  reaches  $V_{CCON}$ . Suppose that a NCP1378 is used and drives a MOSFET with a 30 nC total gate charge (Qg). The total average current is thus made of  $ICC1$  (1.0 mA) plus the driver current,  $F_{sw} \times Q_g$  or 1.8 mA. The total current is therefore 2.8 mA. The  $\Delta V$  available to fully startup the circuit (e.g. never reach the 7.5 V UVLO during power on) is  $8.4 - 7.5 = 0.9$  V. We have a capacitor that then needs to supply the NCP1378 with 2.8 mA during a given time until the auxiliary supply takes over. Suppose that this time was measured at around 10 ms.

$CV_{CC}$  is calculated using the equation  $C = \frac{\Delta t \cdot i}{\Delta V}$  or  $C \geq 31.1 \mu F$ . Select a 47  $\mu F/25$  V and this will fit. During the latchoff phase, the current consumption drops to 220  $\mu A$ . We can now calculate how long this latchoff phase will last:  $(7.5 - 5.5) \times 47 \mu / 220 \mu = 427$  ms.


#### Protecting Pin 8 Against Negative Spikes

As any CMOS controller, NCP1378 is sensitive to negative voltages that could appear on its pins. To avoid any adverse latchup of the IC, we strongly recommend to insert a resistor in series with pin8. This resistor prevents from adversely latching the controller in case of negative spikes appearing on the bulk capacitor during the power-off sequence. A typical value of 6.8 k $\Omega$ /0.5 W is suitable. This resistor does not dissipate any power since it only sees current during the startup sequence and during overload.

#### Operating Shots

Below are some oscilloscope shots captured at  $V_{in} = 120$  VDC with a transformer featuring a 800  $\mu H$  primary inductance.

## NCP1378




**Figure 28.** This plot gathers waveforms captured at three different operating points:

**1<sup>st</sup> Upper Plot:** Free run, valley switching operation,  $P_{out} = 26\text{ W}$ .

**2<sup>nd</sup> Middle Plot:** Min Toff clamps the switching frequency and selects the second valley.

**3<sup>rd</sup> Lowest Plot:** The skip slices the second valley pattern and will further expand the burst as  $P_{out}$  goes low.




**Figure 29.** This picture explains how the  $200\text{ }\mu\text{A}$  internal offset current creates the skip cycle level.

# NCP1378

## PACKAGE DIMENSIONS

### SOIC-8 NB CASE 751-07 ISSUE AH




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.80        | 5.00 | 0.189     | 0.197 |
| B   | 3.80        | 4.00 | 0.150     | 0.157 |
| C   | 1.35        | 1.75 | 0.053     | 0.069 |
| D   | 0.33        | 0.51 | 0.013     | 0.020 |
| G   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 0.10        | 0.25 | 0.004     | 0.010 |
| J   | 0.19        | 0.25 | 0.007     | 0.010 |
| K   | 0.40        | 1.27 | 0.016     | 0.050 |
| M   | 0 °         | 8 °  | 0 °       | 8 °   |
| N   | 0.25        | 0.50 | 0.010     | 0.020 |
| S   | 5.80        | 6.20 | 0.228     | 0.244 |

### SOLDERING FOOTPRINT\*




SCALE 6:1  $\left( \frac{\text{mm}}{\text{inches}} \right)$

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# NCP1378

## PACKAGE DIMENSIONS

PDIP-7  
P SUFFIX  
CASE 626B-01  
ISSUE A



### NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. DIMENSIONS IN MILLIMETERS.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
5. DIMENSIONS A AND B ARE DATUMS.

| MILLIMETERS |      |       |
|-------------|------|-------|
| DIM         | MIN  | MAX   |
| A           | 9.40 | 10.16 |
| B           | 6.10 | 6.60  |
| C           | 3.94 | 4.45  |
| D           | 0.38 | 0.51  |
| F           | 1.02 | 1.78  |
| G           | 2.54 | BSC   |
| H           | 0.76 | 1.27  |
| J           | 0.20 | 0.30  |
| K           | 2.92 | 3.43  |
| L           | 7.62 | BSC   |
| M           | ---  | 10 °  |
| N           | 0.76 | 1.01  |

The product described herein (NCP1378), may be covered by one or more of the following U.S. patents: 6,362,067, 6,385,060, 6,385,061, 6,429,709, 6,587,357, 6,633,193. There may be other patents pending.

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** orderlit@onsemi.com

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative