

SLAS475A-NOVEMBER 2005-REVISED DECEMBER 2005

# 16-BIT, QUAD CHANNEL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER

#### **FEATURES**

• Relative Accuracy: 12 LSB (Max)

Glitch Energy: 0.15 nV-s

Power Supply: +2.7 V to +5.5 V

MicroPower Operation: 850 μA at 5 V

• 16-Bit Monotonic Over Temperature

Settling Time: 10 μs to ±0.003% FSR

Power-On Reset to Zero-Scale and Mid-Scale

Binary and 2's Complement Capability

• Ultra-Low AC Crosstalk: -100 dB Typ

 On-Chip Output Buffer Amplifier With Rail-to-Rail Operation

Double Buffered Input Architecture

 Simultaneous or Sequential Output Update and Power-Down

 Asynchronous Clear to Zero-Scale and Mid-Scale

Schmitt-Triggered Inputs

SPI Compatible Serial Interface: Up to 50 MHz.

1.8 V to 5.5 V Logic Compatibility

Available in a TSSOP-16 Package

### **APPLICATIONS**

- Portable Instrumentation
- Closed-Loop Servo-Control
- Process Control
- Data Acquisition Systems
- Programmable Attenuation
- PC Peripherals

#### DESCRIPTION

The DAC8555 is a 16-bit, quad channel voltage output digital-to-analog converter (DAC) offering low-power operation and a flexible serial host interface. It offers monotonicity, good linearity, and exceptionally low glitch. Each on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the supply range of 2.7 V to 5.5 V. The device supports a standard 3-wire serial interface capable of operating with input data clock frequencies up to 50 MHz for  $IOV_{DD} = 5$  V.

The DAC8555 requires an external reference voltage to set the output range of each DAC channel. Also incorporated into the device is a power-on reset circuit which can be programmed to ensure that the DAC outputs power up at zero-scale or mid-scale and remain there until a valid write takes place. The device also has the capability to function in both binary and 2's complement mode. The DAC8555 provides a per channel power-down feature, accessed over the serial interface, that reduces the current consumption to 200 nA per channel at 5 V.

The low-power consumption of this device in normal operation makes it ideally suited to portable battery-operated equipment and other low-power applications. The power consumption is 5 mW at 5 V, reducing to 4  $\mu$ W in power-down mode.

The DAC8555 is available in a TSSOP-16 package with a specified operating temperature range of -40°C to 105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola.

Microwire is a trademark of National Semiconductor.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **FUNCTIONAL BLOCK DIAGRAM**



## PACKAGING/ORDERING INFORMATION

PRODUCT	PACKAGE LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFICATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC8555 TSSOP-16	ACOFFE TOCOD 46 DW	PW	−40°C TO 105°C	D8555	DAC8555IPW	Tube, 90
	1330F-16	FVV	-40 C 10 103 C	D6333	DAC8555IPWR	MEDIA, QUANTITY

<sup>(1)</sup> For the most current specifications and package information, refer to our web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

	UNIT
AV <sub>DD</sub> , IOV <sub>DD</sub> to GND	-0.3 V to 6 V
Digital input voltage to GND	$-0.3 \text{ V to } +AV_{DD} + 0.3 \text{ V}$
$V_{O(A)}$ to $V_{O(D)}$ to GND	$-0.3 \text{ V to } +AV_{DD} + 0.3 \text{ V}$
Operating temperature range	−40°C to 105°C
Storage temperature range	−65°C to 150°C
Junction temperature range (T <sub>J</sub> max)	150°C
Power dissipation	$(T_J max - T_A)/\theta_{JA}$
$\theta_{JA}$ Thermal impedance	118°C/W
$\theta_{JC}$ Thermal impedance	29°C/W

<sup>(1)</sup> Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC PERFORMANCE <sup>(1)</sup>					
Resolution		16			Bits
Relative accuracy	Measured by line passing through codes 485 and 64741		±4	±12	LSB
Differential nonlinearity	16-bit Monotonic		±0.25	±1	LSB
Zero-scale error	Measured by line passing through codes 485 and 64741		±2	±12	mV
Zero-scale error drift			±5		μV/°C
Full-scale error	Measured by line passing through codes 485 and 64741, $AV_{DD} = 5 V$ , $V_{ref} = 4.99 V$		±0.3	±0.5	% of FSR
Gain error	Measured by line passing through codes 485 and 64741, AV <sub>DD</sub> = 5 V		±0.05	±0.15	% of FSR
Gain temperature coefficient			±1		ppm of FSR/°C
Power Supply Rejection Ratio (PSRR)	$R_L = 2 \text{ k}\Omega, C_L = 200 \text{ pF}$		8 0.75		mV mV/V
OUTPUT CHARACTERISTICS(2)			00		, .
Output voltage range		0		$V_{ref}H$	V
Output voltage settling time	To ±0.003% FSR, 0200 <sub>H</sub> to FD00 <sub>H</sub> , R <sub>L</sub> = 2 kΩ, 0 pF $<$ C <sub>L</sub> $<$ 200 pF			10	μs
	$R_L = 2 \text{ k}\Omega, C_L = 500 \text{ pF}$		12		μs
Slew rate			1.8		V/µs
	R <sub>L</sub> = ∞		470		pF
Capacitive load stability	$R_L = 2 k\Omega$		1000		pF
Code change glitch impulse	1 LSB change around major carry		0.15		
Digital feedthrough			0.15		nV-s
DC crosstalk	Full-scale swing on adjacent channel. $AV_{DD} = 5 \text{ V}$ , $V_{ref} = 4.096 \text{ V}$		0.25		LSB
AC crosstalk	1 kHz sine wave		-100		dB
DC output impedance	At mid-point input		1		Ω
Short circuit current	$AV_{DD} = 5 V$		50		m A
Short-circuit current	$AV_{DD} = 3 V$		20		mA mA
Dower up time	Coming out of power-down mode AV <sub>DD</sub> = 5 V		2.5		
Power-up time	Coming out of power-down mode AV <sub>DD</sub> = 3 V		5		μs
AC PERFORMANCE					
SNR (1st 19 harmonics removed)			95		
THD	BW = 20 kHz, AV <sub>DD</sub> = 5 V, F <sub>OUT</sub> = 1 kHz		-85		dB
SFDR	DVV = 20 KHZ, AVDD = 3 V, 1 OUT = 1 KHZ		87		ub
SINAD			84		
REFERENCE INPUT					
V <sub>ref(H)</sub> Voltage	$V_{ref(L)} < V_{ref(H)}$ , $AV_{DD}$ - $(V_{ref(H)} + V_{ref(L)})/2 > 1.2 V$	0		$AV_DD$	V
V <sub>ref(L)</sub> Voltage	$V_{ref(L)} < V_{ref(H)}$ , $AV_{DD}$ - $(V_{ref(H)} + V_{ref(L)})$ /2 > 1.2 V	0		AV <sub>DD</sub> /2	V
Reference input current	$V_{ref(L)} = GND, V_{ref(H)} = AV_{DD} = 5 V$		180	250	μA
Treference input current	$V_{ref(L)} = GND, V_{ref(H)} = AV_{DD} = 3 V$ 120				μA
Reference input impedance	$V_{ref(L)} < V_{ref(H)}$		31		kΩ

Linearity calculated using a reduced code range of 485 to 64741; output unloaded. Ensured by design and characterization, not production tested.


<sup>(2)</sup> 



over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC INPUTS (2)		<u>, 1</u>				
V logio input I OW voltago	$2.7 \text{ V} \le \text{IOV}_{\text{DD}} \le 5.5 \text{ V}$ $0.3 \times \text{IOV}_{\text{DD}}$					
$V_{I(L)}$ , logic input LOW voltage	1.8 V ≤ IOV <sub>DD</sub> ≤ 2.7 V			0.1 × I0V <sub>DD</sub>	V	
V <sub>I(H)</sub> , logic input HIGH voltage	2.7 ≤ IOV <sub>DD</sub> ≤ 5.5 V	0.7 × I0V <sub>DD</sub>				
v <sub>I(H)</sub> , logic input mon voltage	1.8 ≤ IOV <sub>DD</sub> < 2.7 V	$\begin{array}{c} 0.95 \times \\ \text{IOV}_{\text{DD}} \end{array}$				
Pin capacitance				3	pF	
POWER REQUIREMENTS						
$AV_{DD}$		2.7		5.5	V	
IOV <sub>DD</sub>		1.8		5.5	V	
Al <sub>DD</sub> (normal mode)	Input code = 32768, no load					
IOI <sub>DD</sub>			10	20	μΑ	
AV <sub>DD</sub> = 3.6 V to 5.5 V	$V_{IH} = IOV_{DD}$ and $V_{IL} = GND$		0.65	0.95	A	
AV <sub>DD</sub> = 2.7 V to 3.6 V			0.6	0.9	mA	
Al <sub>DD</sub> (all power-down modes)						
AV <sub>DD</sub> = 3.6 V to 5.5 V	$V_{IH} = IOV_{DD}$ and $V_{IL} = GND$		0.2	2		
AV <sub>DD</sub> = 2.7 V to 3.6 V			0.05	2	μΑ	
POWER EFFICIENCY				1		
I <sub>OUT</sub> /I <sub>DD</sub>	I <sub>L</sub> = 2 mA, AV <sub>DD</sub> = 5 V		89%			
TEMPERATURE RANGE						
Specified performance		-40		105	°C	

## **PIN CONFIGURATION**



# **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	$V_{OUT}A$	Analog output voltage from DAC A.
2	$V_{OUT}B$	Analog output voltage from DAC B.
3	$V_{ref}H$	Positive reference voltage input.
4	$AV_DD$	Power supply input, 2.7 V to 5.5 V.
5	V <sub>ref</sub> L	Negative reference voltage input.
6	GND	Ground reference point for all circuitry on the part.
7	$V_{OUT}C$	Analog output voltage DAC C.



## **PIN DESCRIPTIONS (continued)**

PIN	NAME	DESCRIPTION
8	V <sub>OUT</sub> D	Analog output voltage DAC D.
9	SYNC	Level-triggered control input (active LOW). This is the frame synchronization signal for the input data. When SYNC goes LOW, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24th clock (unless SYNC is taken HIGH before this edge in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC8555).
10	SCLK	Serial clock input. Data can be transferred at rates up to 50 MHz.
11	D <sub>IN</sub>	Serial data input. Data is clocked into the 24-bit input shift register on each falling edge of the serial clock input.
12	$IOV_DD$	Digital input-output power supply
13	RST	Asynchronous reset. Active low. If $\overline{RST}$ is low, all DAC channels reset either to zero scale (RSTSEL = 0) or to midscale (RSTSEL = 1).
14	RSTSEL	Reset select. If RSTSEL is low, input coding is binary; if high = 2's complement.
15	ENABLE	Active LOW, ENABLE LOW connects the SPI interface to the serial port.
16	LDAC	Load DACs, rising edge triggered loads all DAC registers.

# TIMING REQUIREMENTS(1)(2)


 $AV_{DD}$  = 2.7 V to 5.5 V, all specifications –40°C to 105°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
ı (3)	CCLIV availa tima	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	40		
t <sub>1</sub> <sup>(3)</sup>	SCLK cycle time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	20		ns
	SCLK HIGH time	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	20		20
t <sub>2</sub>	SCLK HIGH LINE	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	10		ns
	SCLIV LOW time	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	20		
t 3	SCLK LOW time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	10		ns
	CVNC follog adds to CCLV rising adds setup time	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	0		
t <sub>4</sub>	SYNC falling edge to SCLK rising edge setup time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	0		ns
	Data action times	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5		
t <sub>5</sub>	Data setup time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	5		ns
	Data hald time	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	4.5		20
t <sub>6</sub>	Data hold time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$			ns
	24th CCLIV follog adds to CVNC vising adds	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	0		
t <sub>7</sub>	24th SCLK falling edge to SYNC rising edge	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	0		ns
	Minimum CVAIC LUCLI time	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	40		
t <sub>8</sub>	Minimum SYNC HIGH time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ 20		ns
t <sub>9</sub>	24th SCLK falling edge to SYNC falling edge	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	130		ns
	Miniumum DCT laur time	$IOV_{DD} = AV_{DD} = 2.7 \text{ V to } 3.5 \text{ V}$ 40			
t <sub>10</sub>	Miniumum RST low time	$IOV_{DD} = AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	20		ns

 <sup>(1)</sup> All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 3 ns (10% to 90% of AV<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.
(2) See Serial Write Operation timing diagram.
(3) Maximum SCLK frequency is 50 MHz at IOV<sub>DD</sub> = AV<sub>DD</sub> = 3.6 V to 5.5 V and 25 MHz at IOV<sub>DD</sub> = AV<sub>DD</sub> = 2.7 V to 3.6 V.



# **SERIAL WRITE OPERATION**





## TYPICAL CHARACTERISTICS

At  $T_{\Delta} = 25^{\circ}$ C, unless otherwise noted

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR

#### vs DIGITAL INPUT CODE




Figure 1.

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR

#### vs DIGITAL INPUT CODE




Figure 3.

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR

#### vs DIGITAL INPUT CODE




Figure 5.

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs

#### vs DIGITAL INPUT CODE




Figure 2.

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR

## DIGITAL INPUT CODE




Figure 4.

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR

## DIGITAL INPUT CODE




Figure 6.



At  $T_A = 25^{\circ}C$ , unless otherwise noted

#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 7.

# ZERO-SCALE ERROR




Figure 9.

#### FULL-SCALE ERROR VS TEMPERATURE




Figure 11.

#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 8.

#### ZERO-SCALE ERROR vs TEMPERATURE




Figure 10.

#### FULL-SCALE ERROR vs TEMPERATURE




Figure 12.



## At $T_A = 25^{\circ}C$ , unless otherwise noted






Figure 13.

## SOURCE CURRENT CAPABILITY (ALL CHANNELS)




Figure 15.

#### SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 17.

## **SOURCE CURRENT CAPABILITY (ALL CHANNELS)**




Figure 14.

#### SUPPLY CURRENT vs DIGITAL INPUT CODE




Figure 16.

#### SUPPLY CURRENT vs SUPPLY VOLTAGE




Figure 18.



At  $T_A = 25^{\circ}C$ , unless otherwise noted

# **SUPPLY CURRENT** vs LOGIC INPUT VOLTAGE




Figure 19.




Figure 21.

#### **POWER SPECTRAL DENSITY**




Figure 23.

# **SUPPLY CURRENT** vs LOGIC INPUT VOLTAGE




Figure 20.

## HISTOGRAM OF CURRENT CONSUMPTION




Figure 22.

# TOTAL HARMONIC DISTORTION vs OUTPUT FREQUENCY




Figure 24.



At  $T_A = 25^{\circ}$ C, unless otherwise noted

#### **FULL-SCALE SETTLING TIME: 5 V RISING EDGE**




Figure 25.

#### HALF-SCALE SETTLING TIME: 5 V RISING EDGE




Figure 27.

#### **FULL-SCALE SETTLING TIME: 2.7 V RISING EDGE**




Figure 29.

#### **FULL-SCALE SETTLING TIME: 5 V FALLING EDGE**




Figure 26.

#### HALF-SCALE SETTLING TIME: 5 V FALLING EDGE




Figure 28.

#### **FULL-SCALE SETTLING TIME: 2.7 V FALLING EDGE**




Figure 30.



At  $T_A = 25^{\circ}C$ , unless otherwise noted

#### HALF-SCALE SETTLING TIME: 2.7 V RISING EDGE




Figure 31.

#### **GLITCH ENERGY: 5 V, 1 LSB STEP, RISING EDGE**




Figure 33.

### **GLITCH ENERGY: 5 V, 16 LSB STEP, RISING EDGE**




Figure 35.

#### HALF-SCALE SETTLING TIME: 2.7 V FALLING EDGE




Figure 32.

#### **GLITCH ENERGY: 5 V, 1 LSB STEP, FALLING EDGE**




Figure 34.

## **GLITCH ENERGY: 5 V, 16 LSB STEP, FALLING EDGE**




Figure 36.



At  $T_A = 25^{\circ}C$ , unless otherwise noted

#### **GLITCH ENERGY: 5 V, 256 LSB STEP, RISING EDGE**




Figure 37.

## GLITCH ENERGY:; 2.7 V, 1 LSB STEP, RISING EDGE




Figure 39.

### **GLITCH ENERGY: 2.7 V, 16 LSB STEP, RISING EDGE**




Figure 41.

#### **GLITCH ENERGY: 5 V, 256 LSB STEP, FALLING EDGE**




Figure 38.

## **GLITCH ENERGY: 2.7 V, 1 LSB STEP, FALLING EDGE**




Figure 40.

### **GLITCH ENERGY: 2.7 V, 16 LSB STEP, FALLING EDGE**




Figure 42.



At  $T_A = 25^{\circ}C$ , unless otherwise noted

## GLITCH ENERGY: 2.7 V, 16 LSB STEP, RISING EDGE




Figure 43.

#### **OUTPUT NOISE DENSITY**




Figure 45.

## **GLITCH ENERGY: 2.7 V, 16 LSB STEP, FALLING EDGE**




Figure 44.

# SIGNAL-TO-NOISE RATIO vs OUTPUT FREQUENCY




Figure 46.



#### THEORY OF OPERATION

#### DAC SECTION

The architecture of each channel of the DAC8555 consists of a resistor-string DAC followed by an output buffer amplifier. Figure 47 shows a simplified block diagram of the DAC architecture.




Figure 47. DAC8555 Architecture

The input coding for each device can be 2's complement or unipolar straight binary, so the ideal output voltage is given by:

$$V_{OUT}X = 2 \times V_{REF}L + \left[V_{REF}H - V_{REF}L\right] \times \frac{D_{IN}}{65536}$$

where  $D_{\text{IN}}$  = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 65535.

## **RESISTOR STRING**

The resistor string section is shown in Figure 48. It is simply a divide-by-2 resistor followed by a string of resistors. The code loaded into the DAC register determines at which node on the string the voltage is tapped off. This voltage is then applied to the output amplifier by closing one of the switches connecting the string to the amplifier.

### **OUTPUT AMPLIFIER**

Each output buffer amplifier is capable of generating rail-to-rail voltages on its output which approaches an output range of 0 V to  $\text{AV}_{\text{DD}}$  (gain and offset errors must be taken into account). Each buffer is capable of driving a load of 2  $k\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical characteristics.

## **SERIAL INTERFACE**

The DAC8555 uses a 3-wire serial interface ( SYNC, SCLK, and  $D_{IN}$ ), which is compatible with SPI<sup>TM</sup>, QSPI<sup>TM</sup>, and Microwire<sup>TM</sup> interface standards, as well as most DSPs. See the serial write operation timing diagram for an example of a typical write sequence.




Figure 48. Resistor String

The write sequence begins by bringing the SYNC line LOW. Data from the D<sub>IN</sub> line is clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 50 MHz, making the DAC8555 compatible with high-speed DSPs. On the 24th falling edge of the serial clock, the last data bit is clocked into the shift register and the shift register gets locked. Further clocking does not change the shift register data. Once 24 bits are locked into the shift register, the 8 MSBs are used as control bits and the 16 LSBs are used as data. After receiving the 24th falling clock edge, DAC8555 decodes the 8 control bits and 16 data bits to perform the required function, without waiting for a SYNC rising edge. A new SPI sequence starts at the next falling edge of SYNC. A rising edge of SYNC before the 24-bit sequence is complete resets the SPI interface; no data transfer occurs.

After the 24th falling edge of SCLK is received, the SYNC line may be kept LOW or brought HIGH. In either case, the minimum delay time from the 24th falling SCLK edge to the next falling SYNC edge must be met in order to properly begin the next cycle.



To assure the lowest power consumption of the device, care should be taken that the levels are as close to each rail as possible. (Refer to the *Typical Characteristics* section for the *Supply Current vs Logic Input Voltage* transfer characteristic curve.

# IOV<sub>DD</sub> AND VOLTAGE TRANSLATORS

The IOV<sub>DD</sub> pin powers the the digital input structures of the DAC8555. For single-supply operation, it can be tied to AV<sub>DD</sub>. For dual-supply operation, the IOV<sub>DD</sub> pin provides interface flexibility with various CMOS logic families and it should be connected to the logic supply of the system. Analog circuits and internal logic of the DAC8555 use AV<sub>DD</sub> as the supply voltage. The external logic high inputs get translated to AV<sub>DD</sub> by level shifters. These level shifters use the IOV<sub>DD</sub> voltage as a reference to shift the incoming logic HIGH levels to AVDD. IOVDD is ensured to operate from 2.7 V to 5.5 V regardless of the AV<sub>DD</sub> voltage, which ensures compatibility with various logic families. Although specified down to 2.7 V, IOV<sub>DD</sub> will operate at as low as 1.8 V with degraded timing and temperature performance. For lowest consumption, logic  $V_{IH}$  levels should be as close as possible to IOV<sub>DD</sub>, and logic V<sub>IL</sub> levels should be as close as possible to GND voltages.

#### **ASYNCHRONOUS CLEAR**

The DAC8555 output is asynchronously set to zero-scale voltage or mid-scale voltage (depending on RSTSEL) immediately after the RST pin is brought low. The RST signal resets all internal registers, and therefore, behaves like the Power-On Reset. The RST pin must be brought back to high before a write sequence is started.

If the RSTSEL pin is high, RST signal going low resets all outputs to midscale. If the RSTSEL pin is low, RST signal going low resets all outputs to zero-scale. RSTSEL should be set at power up.

#### INPUT SHIFT REGISTER

The input shift register (SR) of the DAC8555 is 24 bits wide, as shown in Figure 49, and is made up of 8 control bits (DB23–DB16) and 16 data bits (DB15–DB0). DB23 and DB22 should always be zero.

LD1 (DB21) and LD0 (DB20) control the updating of

each analog output with the specified 16-bit data value or power-down command. Bit DB19 is a *Don't Care* bit which does not affect the operation of the DAC8555 and can be 1 or 0. The DAC channel select bits (DB18, DB17) control the destination of the data (or power-down command) from DAC A through DAC D. The final control bit, PD0 (DB16), selects the power-down mode of the DAC8555 channels.

The DAC8555 also supports a number of different load commands. The load commands can be summarized as follows:

DB21 = 0 and DB20 = 0: Single-channel store. The temporary register (data buffer) corresponding to a DAC selected by DB18 and DB17 is updated with the contents of SR data (or power-down).

DB21 = 0 and DB20 = 1: Single-channel update. The temporary register and DAC register corresponding to a DAC selected by DB18 and DB17 are updated with the contents of SR data (or power-down).

DB21 = 1 and DB20 = 0: Simultaneous update. A channel selected by DB18 and DB17 gets updated with the SR data, and simultaneously, all the other channels get updated with previous stored data (or power-down) from temporary registers.

DB21 = 1 and DB20 = 1: Broadcast update. If DB18 = 0, then SR data gets ignored, all channels get updated with previously stored data (or power-down). If DB18 = 1, then SR data (or power-down) updates all channels.

Power-down/data selection is as follows:

DB16 is a power-down flag. If this flag is set, then DB15 and DB14 select one of the four power-down modes of the device as described in Table 1. If DB16 = 1, DB15 and DB14 no longer represent the two MSBs of data, they represent a power-down condition described in Table 1. Similar to data, power-down conditions can be stored at the temporary registers of each DAC. It is possible to update DACs simultaneously either with data, power-down, or a combination of both.

Refer to Table 2 for more information.



Table 1	ח	AC8	555	Power-Down	Mod	29

PD0 (DB16)	PD1 (DB15)	PD2 (DB14)	OPERATING MODE				
1	0	0 Output high impedance					
1	0	0 1 Output typically 1 kΩ to GND					
1	1	0	Output typically 100 k $\Omega$ to GND				
1	1	1	Output high impedance				

#### **SYNC INTERRUPT**

In a normal write sequence, the SYNC line is kept LOW for at least 24 falling edges of SCLK and the addressed DAC register is updated on the 24th falling edge. However, if SYNC is brought HIGH before the 24th falling edge, it acts as an interrupt to the write sequence; the shift register is reset and the write sequence is discarded. Neither an update of the data buffer contents, DAC register contents, nor a change in the operating mode occurs (see Figure 50).

# POWER-ON RESET TO ZERO SCALE/MID SCALE

The DAC8555 contains a power-on reset circuit that controls the output voltage during power-up. Depending on RSTSEL signal, on power-up, the DAC registers are reset and the output voltages are set to zero scale (RSTSEL = 0) or mid scale (RSTSEL=1); they remain there until a valid write sequence and load command is made to the respective DAC channel. This is useful in applications where it is important to know the state of the output of each DAC while the device is in the process of powering up.

DB23											DB12
0	0	LD1	LD0	Х	DACSelect 1	DAC Select 0	PD0	D15	D14	D13	D12
DB11											DB0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Figure 49. DAC8555 Data Input Register Format

### **Table 2. Control Matrix**

DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	6 DB15 DB14 DB13-DB0		DB13-DB0	DESCRIPTION
0	0	LD 1	LD 0	Don't Care	DAC Sel 1	DAC Sel 0	PD0	MSB	MSB-1	MSB-2LSB	
		0	0	Х	0	0	0		Data Write to buffer A with data		
		0	0	Х	0	1	0		Dat	ta	Write to buffer B with data
		0	0	X	1	0	0		Dat	ta	Write to buffer C with data
		0	0	X	1	1	0		Dat	ta	Write to buffer D with data
		0	0	Х	(00, 01, 1	10, or 11)	1	See Table 1 0			Write to buffer (selected by DB17 and DB18) with power-down command
		0	1	Х	(00, 01, 1	10, or 11)	0	Data			Write to buffer with data and load DAC (selected by DB17 and DB18)
		0	1	Х	(00, 01, 1	10, or 11)	1	See	Table 1	0	Write to buffer with power-down command and load DAC (selected by DB17 and DB18)
		1	0	Х	(00, 01, 1	10, or 11)	0		Dat	ta	Write to buffer with data (selected by DB17 and DB18) and then load all DACs simultaneously from their corresponding buffers.
		1	0	Х	(00, 01, 1	10, or 11)	1	See	Table 1	0	Write to buffer with power-down command (selected by DB17 and DB18) and then load all DACs simultaneously from their corresponding buffers.
		ļ.	ļ.	ļ.	Broadcas	st Modes	ı	ļ.		11	
Х	Х	1	1	Х	0	Х	Х	Х			Simultaneously update all channels of DAC8555 with data stored in each channels temporary register.
Х	Х	1	1	Х	1	Х	0		Data Write to all channels and load all DACs		
Х	Х	1	1	Х	1	Х	1	See	See Table 1 0 Write to all channels and load all DACs with power-down command in SR.		






Figure 50. Interrupt and Valid SYNC Timing

#### **POWER-DOWN MODES**

The DAC8555 utilizes four modes of operation. These modes are accessed by setting three bits (PD2, PD1, and PD0) in the shift register and performing a *Load* action to the DACs. The DAC8555 offers a very flexible power-down interface based on channel register operation. A channel consists of a single 16-bit DAC with power-down circuitry, a temporary storage register (TR), and a DAC register (DR). TR and DR are both 18-bit wide. Two MSBs represent power-down condition and 16 LSBs represent data for TR and DR. By adding bits 17 and 18 to TR and DR, a power-down condition can be temporarily stored and used just like data. Internal circuits ensure that DB15 and DB14 get transferred to TR17and TR16 (DR17 and DR16), when DB16 = 1.

The DAC8555 treats the power-down condition like data and all the operational modes are still valid for power-down. It is possible to broadcast a power-down condition to all the DAC8555s in a system, or it is possible to simultaneously power-down a channel while updating data on other channels.

DB16, DB15, and DB14 = 100 (or 111) represent a power-down condition with Hi-Z output impedance for a selected channel. 101 represents a power-down condition with 1k output impedance and 110 represents a power-down condition with 100k output impedance.

Individual channels can separately be powered down, reducing the total power consumption. When all channels are powered down, the DAC8555 power consumption drops below 2  $\mu$ A. There is no power-up command. When a channel is updated with data, it automatically exits power-down. All channels exit power-down simultaneously after a broadcast data update. The time to exit power-down is approximately 5  $\mu$ s. See *Table 1 and Table 2* for power-down operation details.




Figure 51. Output Stage During Power-Down (High-Impedance)



#### **OPERATION EXAMPLES**

## Example 1: Write to data buffer A; through buffer D; load DAC A through DAC D simultaneously

• 1st — Write to data buffer A:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	0	0	Х	0	0	0	D15	_	D1	D0

• 2nd — Write to data buffer B:

I	DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
	0	0	0	0	X	0	1	0	D15	_	D1	D0

3rd — Write to data buffer C:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	0	0	X	1	0	0	D15	_	D1	D0

• 4th — Write to data buffer D and simultaneously update all DACs:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	1	0	X	1	1	0	D15	_	D1	D0

The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously settle to the specified values upon completion of the 4th write sequence. (The DAC voltages update simultaneously after the 24th SCLK falling edge of the 4th write cycle).

## Example 2: Load New Data to DAC A through DAC D sequentially

1st — Write to data buffer A and load DAC A: DAC A output settles to specified value upon completion:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	0	1	Х	0	0	0	D15	_	D1	D0

• 2nd — Write to data buffer B and load DAC B: DAC B output settles to specified value upon completion:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	0	1	X	0	1	0	D15		D1	D0

3rd — Write to data buffer C and load DAC C: DAC C output settles to specified value upon completion:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	0	1	Х	1	0	0	D15	_	D1	D0

4th — Write to data buffer D and load DAC D: DAC D output settles to specified value upon completion:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	_	DB1	DB0
0	0	0	1	Х	1	1	0	D15	_	D1	D0

After completion of each write cycle, DAC analog output settles to the voltage specified.

# Example 3: Power-down DAC A and DAC B to 1 $k\Omega$ and Power-down DAC C and DAC D to 100 $k\Omega$ simultaneously

Write power-down command to data buffer A: DAC A to 1 kΩ.

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	0	0	X	0	0	1	0	1	Χ	_

• Write power-down command to data buffer B: DAC B to 1 k $\Omega$ .

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	0	0	X	0	1	1	0	1	Χ	_

Write power-down command to data buffer C: DAC C to 1 kΩ.

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	0	0	Х	1	0	1	1	0	Х	_



Write power-down command to data buffer D: DAC D to 100 kΩ and simultaneously update all DACs.

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	1	0	Х	1	1	1	1	0	Х	_

The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously power-down to each respective specified mode upon completion of the 4th write sequence.

## Example 4: Power-Down DAC A Through DAC D to High-Impedance Sequentially:

Write power-down command to data buffer A and load DAC A: DAC A output = Hi-Z:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	0	1	X	0	0	1	1	1	Χ	_

Write power-down command to data buffer B and load DAC B: DAC B output = Hi-Z:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	0	1	Х	0	1	1	1	1	х	_

Write power-down command to data buffer C and load DAC C: DAC C output = Hi-Z:

DB23	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	_
0	0	0	1	X	1	0	1	1	1	Χ	_

Write power-down command to data buffer D and load DAC D: DAC D output = Hi-Z:

DE	323	DB22	LD1	LD0	DC	DAC Sel 1	DAC Sel 0	PD0	DB15	DB14	DB13	
-	0	0	0	1	X	1	1	1	1	1	Χ	_

The DAC A, DAC B, DAC C, and DAC D analog outputs sequentially power-down to high-impedance upon completion of the 1st, 2nd, 3rd, and 4th write sequences, respectively.

#### LDAC FUNCTIONALITY

The DAC8555 offers both a software and hardware simultaneous update function. The DAC8555 double-buffered architecture has been designed so that new data can be entered for each DAC without disturbing the analog outputs. The software simultaneous update capability is controlled by the load 1 (LD1) and load 0 (LD0) control bits. By setting load 1 equal to 1 all of the DAC registers will be updated on the falling edge of the 24th clock signal. When the new data has been entered into the device, all of the DAC outputs can be updated simultaneously and synchronously with the clock.

DAC8555 data updates are *synchronized* with the falling edge of the 24th SCLK cycle, which follows a falling edge of SYNC. For such *synchronous* updates, the LDAC pin is not required and it must be connected to GND permanently. The LDAC pin is used as a positive edge triggered timing signal for *asynchronous* DAC updates. Data buffers of all channels must be loaded with desired data before LDAC is triggered. After a low-to-high LDAC transition, all DACs are simultaneously updated with the contents of their corresponding data buffers. If the content of a data buffer is not changed by the serial interface, the corresponding DAC output will remain unchanged after the LDAC trigger.

#### **ENABLE PIN**


For normal operation, the enable pin must be tied to a logic low. If the enable pin is tied high, the DAC8555 stops listening to the serial port. This can be useful for applications that share the same serial port.

## **MICROPROCESSOR INTERFACING**

#### DAC8555 TO 8051 Interface

See Figure 52 for a serial interface between the DAC8555 and a typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DAC8555, while RXD drives the serial data line of the device. The SYNC signal is derived from a bit-programmable pin on the port of the 8051. In this case, port line P3.3 is used. When data is to be transmitted to the DAC8555, P3.3 is taken LOW. The 8051 transmits data in 8-bit bytes; thus only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left LOW after the first eight bits are transmitted, then a second and third write cycle is initiated to transmit the remaining data. P3.3 is taken HIGH following the completion of the third write cycle. The 8051 outputs the serial data in a format which presents the LSB first, while the DAC8555 requires its data with the MSB as the first bit received. The 8051 transmit routine must therefore take this into account, and *mirror* the data as needed.






(1) Additional pins omitted for clarity.

Figure 52. DAC8555 to 80C51/80L51 Interface

#### **DAC8555 to Microwire Interface**

Figure 53 shows an interface between the DAC8555 and any Microwire compatible device. Serial data is shifted out on the falling edge of the serial clock and is clocked into the DAC8555 on the rising edge of the CK signal.




(1) Additional pins omitted for clarity.

Microwire is a registered trademark of National Semiconductor.

Figure 53. DAC8555 to Microwire Interface

### DAC8555 to 68HC11 Interface

Figure 54 shows a serial interface between the DAC8555 and the 68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the , while the DAC8555 MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to the 8051 diagram.



(1) Additional pins omitted for clarity.

Figure 54. DAC8555 to 68HC11 Interface

The 68HC11 should be configured so that its CPOL bit is 0 and its CPHA bit is 1. This configuration

causes data appearing on the MOSI output to be valid on the falling edge of SCLK. When data is being transmitted to the DAC, the SYNC line is held LOW (PC7). Serial data from the 68HC11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data is transmitted MSB first.) In order to load data to the DAC8555, PC7 is left LOW after the first eight bits are transferred, then a second and third serial write operation is performed to the DAC. PC7 is taken HIGH at the end of this procedure.

#### DAC8555 to TMS320 DSP Interface

Figure 55 shows the connections between the DAC8555 and a TMS320 Digital Signal Processor (DSP). A Single DSP can control up to four DAC8555s without any interface logic.




Figure 55. DAC8555 to TMS320 DSP



#### APPLICATION INFORMATION

#### **CURRENT CONSUMPTION**

The DAC8555 typically consumes 250  $\mu A$  at  $AV_{DD} = 5$  V and 240  $\mu A$  at  $AV_{DD} = 3$  V for each active channel, including reference current consumption. Additional current consumption can occur at the digital inputs if  $V_{IH} << IOV_{DD}$ . For most efficient power operation, CMOS logic levels are recommended at the digital inputs to the DAC.

In power-down mode, typical current consumption is 200 nA per channel. A delay time of 10 ms to 20 ms after a power-down command is issued to the DAC is typically sufficient for the power-down current to drop below 10  $\mu$ A.

# DRIVING RESISTIVE AND CAPACITIVE LOADS

The DAC8555 output stage is capable of driving loads of up to 1000 pF while remaining stable. Within the offset and gain error margins, the DAC8555 can operate rail-to-rail when driving a capacitive load. Resistive loads of 2  $k\Omega$  can be driven by the DAC8555 while achieving good load regulation. When the outputs of the DAC are driven to the positive rail under resistive loading, the PMOS transistor of each Class-AB output stage can enter into the linear region. When this occurs, the added IR voltage drop deteriorates the linearity performance of the DAC. This only occurs within approximately the top 100 mV of the DAC's output voltage characteristic. Under resistive loading conditions, good linearity is preserved as long as the output voltage is at least 100 mV below the AVDD voltage.

## **CROSSTALK AND AC PERFORMANCE**

The DAC8555 architecture uses separate resistor strings for each DAC channel in order to achieve ultra-low crosstalk performance. DC crosstalk seen at one channel during a full-scale change on the neighboring channel is typically less than 0.5LSBs. The AC crosstalk measured (for a full-scale, 1 kHz sine wave output generated at one channel, and measured at the remaining output channel) is typically under –100 dB.

In addition, the DAC8555 can achieve typical AC performance of 96 dB signal-to-noise ratio (SNR) and -85 dB total harmonic distortion (THD), making the DAC8555 a solid choice for applications requiring high SNR at output frequencies at or below 10 kHz.

#### **OUTPUT VOLTAGE STABILITY**

The DAC8555 exhibits excellent temperature stability of 5 ppm/°C typical output voltage drift over the specified temperature range of the device. This enables the output voltage of each channel to stay within a  $\pm 25~\mu V$  window for a  $\pm 1$ °C ambient temperature change.

Good power-supply rejection ratio (PSRR) performance reduces supply noise present on AV<sub>DD</sub> from appearing at the outputs to well below 10  $\mu$ V-s. Combined with good dc noise performance and true 16-bit differential linearity, the DAC8555 becomes a perfect choice for closed-loop control applications.

# SETTLING TIME AND OUTPUT GLITCH PERFORMANCE

DAC8555 settles to  $\pm 0.003\%$  of its full-scale range within 10  $\mu$ s, driving a 200 pF 2 K $\Omega$  load. For good settling performance the outputs should not approach the top and bottom rails. Small signal settling time is under 1  $\mu$ s, enabling data update rates exceeding 1 MSPS for small code changes.

Many applications are sensitive to undesired transient signals such as glitch. DAC8555 has a proprietary, ultra-low glitch architecture addressing such applications. Code-to-code glitches rarely exceed millivolt and they last under 0.3 µs. Typical glitch energy is an outstanding 0.15 nV-s. Theoretical worst cast glitch should occur during a 256 LSB step, but it is so low, it cannot be detected.

# DIFFERENTIAL AND INTERGRAL NONLINEARITY

DAC8555 uses precision thin film resistors to achieve monotonicity and good linearity. Typical linearity error is  $\pm 4$  LSBs;  $\pm 0.3$  mV error for a 5 V range. Differential linearity is typically  $\pm 0.25$  LSBs,  $\pm 19$   $\mu$ V error for a consecutive code change.

# USING THE REF02 AS A POWER SUPPLY FOR THE DAC8555

Due to the extremely low supply current required by the DAC8555, a possible configuration is to use a REF02 +5 V precision voltage reference to supply the required voltage to the DAC8555s supply input as well as the reference input, as shown in Figure 56. This is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V. The REF02 will output a steady supply voltage for the DAC8555. If the REF02 is



used, the current it needs to supply to the DAC8555 is 0.85 mA typical for  $AV_{DD}=5$  V. When a DAC output is loaded, the REF02 also needs to supply the current to the load. The total typical current required (with a 5 k $\Omega$  load on a given DAC output) is:

$$0.85 \text{ mA} + (5\text{V}/5 \text{ k}\Omega) = 1.85 \text{ mA}$$




Figure 56. REF02 as a Power Supply to the DAC8555

#### **BIPOLAR OPERATION USING THE DAC8555**

The DAC8555 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 57. The circuit shown will give an output voltage range of  $\pm V_{ref}$ . Rail-to-rail operation at the amplifier output is achievable using an amplifier such as the OPA703, as shown in REFFigure 57.

The output voltage for any input code can be calculated as follows:

$$V_{OUT}X = \left[V_{ref} \times \frac{D}{65536} \times \frac{R1 + R2}{R1} - V_{ref} \times \frac{R2}{R1}\right]$$

where D represents the input code in decimal (0–65535).

With 
$$V_{ref} = 5 \text{ V}$$
,  $R1 = R2 = 10 \text{ k}\Omega$ .

$$V_{OUT}X - \frac{40 \times D}{65536} \left[ +5 \text{ V} \right]$$

This is an output voltage range of  $\pm 5$  V with  $0000_H$  corresponding to a -5 V output and FFFF<sub>H</sub> corresponding to a 5 V output. Similarly, using V<sub>ref</sub> = 2.5 V a  $\pm$  2.5 V output voltage range can be achieved.




Figure 57. Bipolar Operation With the DAC8555

#### LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC8555 offers single-supply operation, and it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to keep digital noise from appearing at the output.

Due to the single ground pin of the DAC8555, all return currents, including digital and analog return currents for the DAC, must flow through a single point. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.

The power applied to  $AV_{DD}$  should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the GND connection,  $AV_{DD}$  should be connected to a positive power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. In addition, a 1  $\mu$ F to 10  $\mu$ F capacitor in parallel with a 0.1  $\mu$ F bypass capacitor is strongly recommended. In some situations, additional bypassing may be required, such as a 100  $\mu$ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors – all designed to essentially low-pass filter the supply, removing the high-frequency noise.



Up to four DAC8555 devices can be used on a single SPI bus without any glue logic to create a high channel count solution. Special attention is required to avoid digital signal integrity problems when using multiple DAC8555s on the same SPI bus. Signal integrity of SYNC, SCLK, and D<sub>IN</sub> lines will not be an issue as long as the rise times of these digital signals are longer than six times the propagation delay between any two DAC8555 devices. Propagation speed is approximately six inches/ns on standard

PCBs. Therefore, if the digital signal rise time is 1 ns, the distance between any two DAC8555s have to be further apart on the PCB, the signal rise times should be reduced by placing series resistors at the drivers for  $\overline{\text{SYNC}}$ , SCLK, and D<sub>IN</sub> lines. If the largest distance between any two DAC8555s must to be six inches, the rise time should be reduced to 6 ns with an RC network formed by the series resistor at the digital driver and the total trace and input capacitance on the PCB.





.com 12-Jan-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
DAC8555IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
DAC8555IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
DAC8555IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
DAC8555IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated