
MSM5839C

40-DOT SEGMENT DRIVER

GENERAL DESCRIPTION

The MSM5839C is a dot matrix LCD segment driver LSI which is fabricated using low power CMOS metal gate technology. This LSI consists of two 20-bit shift registers, two 20-bit latches, a 40-bit level shifter and a 40-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, into parallel data and outputs LCD driving waveform to the LCD panel.


Expansion of display can easily be made by increasing the number of characters and character patterns.

This LSI can drive a variety of LCD panels because the bias voltage, which determines an LCD driving voltage, can be optionally supplied from the external source.

FEATURES


- Supply voltage : 4.5 to 5.5V
- LCD driving voltage : 4 to 11V
- Applicable LCD duty : 1/3 to 1/64
- Bias voltage can be supplied externally.
- Applicable common driver: MSM5238 (32 outputs)
- Package options:
 - 56-pin plastic QFP (QFP56-P-910-0.65-K) (Product name: MSM5839C GS-K)
 - 56-pin plastic QFP (QFP56-P-910-0.65-L2) (Product name: MSM5839C GS-L2)

BLOCK DIAGRAM




PIN CONFIGURATION (TOP VIEW)

(Top view)



NC: No connection

56-Pin Plastic QFP (Type K)



NC: No connection

56-Pin Plastic QFP (Type L)

* This pin is internally connected to V_{DD} , so connect it to the power supply or leave it open.

Note: The figure for Type L shows the configuration viewed from the reverse side of the package.
Pay attention to the difference in pin arrangement.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V_{DD}	$T_a = 25^\circ\text{C}$	-0.3 to +6	V
Supply Voltage (2)	$V_{DD} - V_{EE}^{*1}$	$T_a = 25^\circ\text{C}$	0 to 12	V
Input Voltage	V_1	$T_a = 25^\circ\text{C}$	-0.3 to $V_{DD} + 0.3$	V
Storage Temperature	T_{STG}	—	-55 to +150	$^\circ\text{C}$

*1: $V_{DD} > V_2 > V_3 > V_{EE}$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Supply Voltage (1)	V_{DD}	—	4.5 to 5.5	V
Supply Voltage (2)	$V_{DD} - V_{EE}^{*1}$	—	4 to 11	V
Operating Temperature	T_{op}	—	-20 to +85	$^\circ\text{C}$

*1: $V_{DD} > V_2 > V_3 > V_{EE}$

ELECTRICAL CHARACTERISTICS

DC Characteristics

($V_{DD} = 5V \pm 10\%$, $T_a = -20$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" Input Voltage	V_{IH}^{*1}	—	$0.8V_{DD}$	—	V_{DD}	V
"L" Input Voltage	V_{IL}^{*1}	—	V_{SS}	—	$0.2V_{DD}$	V
"H" Input Current	I_{IH}^{*1}	$V_I = V_{DD}$	—	—	1	μA
"L" Input Current	I_{IL}^{*1}	$V_I = 0V$	—	—	-1	μA
"H" output Voltage	V_{OH}^{*2}	$I_O = -0.4 \text{ mA}$	$V_{DD} - 0.4$	—	—	V
"L" output Voltage	V_{OL}^{*2}	$I_O = 0.4 \text{ mA}$	—	—	0.4	V
ON Resistance	R_{ON}^{*4}	$V_{DD} - V_{EE} = 8V$ $ V_N - V_{OI} = 0.25V$	—	5	10	$k\Omega$
Supply Current	I_{DD}	Connect all inputs to V_{DD} or V_{SS} $V_{DD} - V_{EE} = 11V$, No load	—	—	100	μA

*1: Applicable to LOAD, CP, DI₁, DI₂₁, DF

*2: Applicable to DO₂₀, DO₄₀


*3: $V_N = V_{DD}$ to V_{EE} , $V_2 = \frac{7}{9} (V_{DD} - V_{EE})$, $V_3 = \frac{2}{9} (V_{DD} - V_{EE})$

*4: Applicable to O₁ - O₄₀

Switching Characteristics

($V_{DD} = 5V \pm 10\%$, $T_a = -20^\circ\text{C}$ to $+85^\circ\text{C}$, $C_L = 15\text{pF}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H", "L" Propagation Delay Time	t_{PLH} t_{PHL}	—	—	—	250	ns
Clock Frequency	f_{CP}	DUTY = 50%	—	—	2	MHz
Clock Pulse Width	$t_{W(CP)}$	—	150	—	—	ns
LOAD Pulse Width	$t_{W(L)}$	—	150	—	—	ns
Data Setup Time DI to CP	t_{SETUP}	—	100	—	—	ns
CP to LOAD Time	t_{CL}	—	250	—	—	ns
LOAD to CP Time	t_{LC}	—	0	—	—	ns
DATA Hold Time DI to CP	t_{HOLD}	—	50	—	—	ns
CP Rise/Fall Time	$t_{r(CP)}$ $t_{f(CP)}$	—	—	—	50	ns
LOAD Rise/Fall Time	$t_{r(L)}$ $t_{f(L)}$	—	—	—	1	μs



FUNCTIONAL DESCRIPTION

Pin Functional Description

- **DI₁**

The data input pin for the 20-bit shift register (from 1st to 20th bit). The display data is input to the data input pin in synchronization with a clock pulse.

- **CP**

Clock pulse input pin for the two 20-bit shift registers. The data is shifted in the two 20-bit shift registers at the falling edge of the clock pulse. Data setup time (t_{SETUP}) and data hold time (t_{HOLD}) are required between DI₁, DI₂₁ and CP.

- **DO₂₀**

The 20th output bit of the shift register.

The data which is input from DI₁ is clocked out with a delay of the number of bits of the shift register (20). A 40-bit shift register can be configured by connecting the output of this pin to DI₂₁ pin.

- **DI₂₁**

The data input pin for the 20-bit shift register (from 21st to 40th bit).

Connecting the DO₂₀ pin and this pin allows the device to be used as a 40-bit shift register.

- **DO₄₀**

The 40th output bit of the shift register.

The data which is input from DI₁ is clocked out with a delay of the number of the bits of the shift register.

When increasing the number of characters, this pin is used to cascade connect the next MSM5839C.

- **DF**

Alternate signal input pin for LCD driving waveform.

- **V_{DD}(V₁), V_{SS}**

Supply voltage pins. V_{DD} should be 4.5 to 5.5V.

V_{SS} is a ground pin (V_{SS} = 0V).

- **V₂, V₃, V_{EE}(V₄)**

Bias supply voltage pins to drive the LCD. Bias voltage is supplied from an external source.

- **LOAD**

The signal for latching the shift register contents is input from this pin.

When LOAD pin is set at "H", the shift register contents are transferred to the 40-bit 4-level driver. When LOAD pin is set at "L", the last display output data (O₁ to O₄₀), which was transferred when LOAD pin was at "H", is held.

- **O₁ to O₄₀**

Display data output pins which correspond to each data bit in the latch.

One of V_{DD}, V₂, V₃ or V_{EE} (V₄) is selected as a display driving voltage source based on the combination of latched data level and DF signal. Refer to the Truth Table below.


These pins should be connected to the SEGMENT side of the LCD panel.

Truth Table

Latched data	DF	LCD driver output
H	H	V _{EE} (V ₄)
	L	V _{DD} (V ₁)
L	H	V ₃
	L	V ₂

PACKAGE DIMENSIONS

(Unit : mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).