

General Description

The DS1080L is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs from 16MHz to 134MHz. The device is pin-programmable to select the clock multiplier rate as well as the dither magnitude. The DS1080L has a spread-spectrum disable mode and a power-down mode to conserve power.

Applications

Automotive

Cable Modems

Cell Phones

Computer Peripherals

Copiers

Infotainment


PCs

Printers

Features

- ♦ Generates Spread-Spectrum Clocks from 16MHz to 134MHz
- ♦ Selectable Clock Multiplier Rates of 1x, 2x, and 4x
- **♦** Center Spread-Spectrum Dithering
- **♦** Selectable Spread-Spectrum Modulation Magnitudes of ±0.5%, ±1.0%, and ±1.5%
- ♦ Spread-Spectrum Disable Mode
- **♦ Low Cycle-to-Cycle Jitter**
- ♦ Power-Down Mode with High-Impedance Output
- ♦ Low Cost
- **♦ Low Power Consumption**
- ♦ 3.0V to 3.6V Single-Supply Operation
- ♦ -40°C to +125°C Temperature Operation
- ♦ Small 8-Lead µSOP Package

Pin Configuration



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1080L+	-40°C to +125°C	8 μSOP

+Denotes lead-free package.

ABSOLUTE MAXIMUM RATINGS

Voltage on V _{CC} Relative to GND0.5V to +3.63V	Operating Temperature Range40°C to +125°C
Voltage on Any Lead Relative	Storage Temperature Range55°C to +125°C
to GND0.5V to (V _{CC} + 0.5V), not to exceed +3.63V	Soldering TemperatureSee J-STD-020 Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Supply Voltage	Vcc	(Note 1)	3.0	3.6	V
Input Logic 1	VIH		0.8 x Vcc	V _{CC} + 0.3	V
Input Logic 0	VIL		GND - 0.3	0.2 x V _{CC}	V
Input Logic Float	liF	0v < V _{IN} < V _{CC} (Note 2)		±1	μΑ
Input Leakage	I _{IL}	0V < V _{IN} < V _{CC} (Note 3)		±80	μΑ
		SSO < 67MHz		15	
SSO Load	C _{SSO}	67MHz ≤ SSO < 101MHz		10	рF
		101MHz ≤ SSO < 134MHz		7	
Crystal or Clock Input Frequency	f _{IN}		16.0	33.4	MHz
Crystal ESR	X _{ESR}			90	Ω
Clock Input Duty Cycle	FINDC		40	60	%
Crystal Parallel Load Capacitance	CL	(Note 4)		18	pF

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc1	C _{SSO} = 15pF, SSO = 16MHz			13	mA
Power-Down Current	Iccq	PDN = GND, all input pins floating			200	μΑ
Output Leakage (SSO)	loz	PDN = GND	-1		+1	μΑ
Low-Level Output Voltage (SSO)	V _{OL}	I _{OL} = 4mA			0.4	V
High-Level Output Voltage (SSO)	VoH	I _{OH} = -4mA	2.4			V
Input Capacitance (X1/X2)	CIN	(Note 5)		5		pF



AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{ to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SSO Duty Cycle	SSODC	Measured at V _{CC} / 2		40		60	%
Rise Time	t _R	(Note 6)			1.6		ns
Fall Time	t _F	(Note 6)			1.6		ns
Peak Cycle-to-Cycle Jitter	tu	fsso = 16MHz, T _A = -40 to +85°C, 10,000 cycles (Note 5)			75		ps
Davis a Lla Tiasa	tpor	PDN pin (Note 7)	16MHz			20	
Power-Up Time			33.4MHz			11	ms
Power-Down Time	tpdn	PDN pin (Notes 8 and 9)				100	ns
Dither Rate	fDITHER				f _{IN} / 1024		

Note 1: All voltages referenced to ground.

Note 2: Maximum source/sink current applied to input to be considered a float.

Note 3: Applicable to pins CMSEL, SMSEL, and PDN.

Note 4: See information about C_{L1} and C_{L2} in the *Applications Information* section at the end of the data sheet.

Note 5: Not production tested.

Note 6: For 7pF load.


Note 7: Time between PDN deasserted to output active.


Note 8: Time between PDN asserted to output high impedance.


Note 9: Guaranteed by design.

Typical Operating Characteristics


 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$
















DUTY CYCLE vs. SUPPLY VOLTAGE










Pin Description

PIN	NAME	FUNCTION
1	X1	Crystal Drive/Clock Input. A crystal with the proper loading capacitors is connected across X1 and X2. Instead of a crystal, a clock can be applied at the X1 input.
2	GND	Signal Ground
3	CMSEL	Clock Multiplier Select. Tri-level digital input. $0 = 1x$ Float = 2x $1 = 4x$
4	SMSEL	Spread-Spectrum Magnitude Select. Tri-level digital input. $0 = \pm 0.5\%$ Float = $\pm 1.0\%$ $1 = \pm 1.5\%$
5	PDN	Power-Down/Spread-Spectrum Disable. Tri-level digital input. 0 = Power-Down/SSO Tri-Stated Float = Power-Up/Spread Spectrum Disabled 1 = Power-Up/Spread Spectrum Enabled
6	SSO	Spread-Spectrum Clock Multiplier Output. Outputs a 1x, 2x, or 4x spread-spectrum version of the crystal or clock applied at the X1/X2 pins.
7	Vcc	Supply Voltage
8	X2	Crystal Drive Output. A crystal with the proper loading capacitors is connected across X1 and X2. If a clock is connected to X1, then X2 should be left open circuit.

Block Diagram



Detailed Description

The DS1080L is a crystal multiplier with center spread-spectrum capability. A 16MHz to 33.4MHz crystal is connected to the X1 and X2 pins. Alternately, a 16MHz to 33.4MHz clock can be applied to X1 in place of the crystal. In such applications, X2 would be left open circuit. Using the CMSEL input, the user selects whether the attached crystal or input clock is multiplied by 1, 2, or 4. The DS1080L is capable of generating spread-spectrum clocks from 16MHz to 134MHz.

The PLL can dither the output clock about its center frequency at a user-selectable magnitude. Using the SMSEL input, the user selects the dither magnitude. The \overline{PDN} input can be used to place the device into a low-power standby mode where the SSO output is tristated. If the \overline{PDN} pin is floated, the SSO output is active but the spread-spectrum dithering is disabled. The spread-spectrum dither rate is fixed at flN / 1024 to keep the dither rate above the audio frequency range. On power-up, the output clock (SSO) remains tri-stated until the PLL reaches a stable frequency (fSSO) and dither (fDITHER).





Figure 1. Spread-Spectrum Frequency Modulation

Typical Operating Circuit



Applications Information

Crystal Selection

The DS1080L requires a parallel resonating crystal operating in the fundamental mode, with an ESR of less than 90Ω . The crystal should be placed very close to the device to minimize excessive loading due to parasitic capacitances.

Oscillator Input

When driving the DS1080L using an external oscillator clock, consider the input (X1) to be high impedance.

Crystal Capacitor Selection

The load capacitors C_{L1} and C_{L2} are selected based on the crystal specifications (from the data sheet of the crystal used). The crystal parallel load capacitance is calculated as follows:

$$C_{L} = \frac{C_{L1} \times C_{L2}}{C_{L1} + C_{L2}} C_{IN}$$
 Equation 1

For the DS1080L use $C_{L1} = C_{L2} = C_{LX}$. In this case, the equation then reduces to:

$$C_L = \frac{C_{LX}}{2} + C_{IN}$$
 Equation 2

where
$$C_{L1} = C_{L2} = C_{LX}$$
.

Equation 2 is used to calculate the values of C_{L1} and C_{L2} based on values on C_{L} and C_{IN} noted in the data sheet electrical specifications.

Power-Supply Decoupling

To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pins. Typical values of decoupling capacitors are $0.001\mu F$ and $0.1\mu F$. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the V_{CC} and GND pins of the IC to minimize lead inductance.

Layout Considerations

As noted earlier, the crystal should be placed very close to the device to minimize excessive loading due to parasitic capacitances. Care should also be taken to minimize loading on pins that could be floated as a programming option (SMSEL and CMSEL). Coupling on inputs due to clocks should be minimized.

Chip Technology	Package Information		
TRANSISTOR COUNT: 3951	For the latest package outline information, go to		
SUBSTRATE CONNECTED TO GROUND	www.maxim-ic.com/DallasPackInfo		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600