




SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER

The MC74F160A and MC74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74F162A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 120 MHz

CONNECTION DIAGRAM




FUNCTION TABLE

$\overline{SR}$	$\overline{PE}$	CET	CEP	ACTION ON THE RISING CLOCK EDGE ($\uparrow$)
L	X	X	X	Reset (Clear)
H	L	X	X	Load (P _n → Q _n)
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

H = HIGH Voltage Level; L = LOW Voltage Level; X = Don't Care


STATE DIAGRAM




MC74F160A MC74F162A

SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER


FAST™ SHOTTKY TTL



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08




D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

MC74FXXXAJ Ceramic
MC74FXXXAN Plastic
MC74FXXXAD SOIC

LOGIC SYMBOL




VCC = PIN 16
GND = PIN 8

$\overline{*MR}$ for MC74F160A
 $\overline{*SR}$ for MC74F162A

MC74F160A • MC74F162A

LOGIC DIAGRAM



NOTE:

This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION

The MC74F160A and MC74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus, all changes of the Q outputs (except due to Master Reset of the MC74F160A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC74F160A), synchronous reset (MC74F162A), parallel load, count-up and hold. Five control inputs — Master Reset ($\overline{MR}$, MC74F160A), Synchronous Reset ($\overline{SR}$, MC74F162A), Parallel Enable ($\overline{PE}$), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Function Table. A LOW signal on

$\overline{MR}$ overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on $\overline{SR}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{PE}$ overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{PE}$ and $\overline{MR}$ (MC74F160A) or $\overline{SR}$ (MC74F162A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74F160A and MC74F162A use D-type edge-triggered flip-flops and changing the $\overline{SR}$, $\overline{PE}$, CEP, and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

MC74F160A • MC74F162A

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	74	4.5	5.0	5.5	V
T _A	Operating Ambient Temperature Range	74	0	25	70	°C
I _{OH}	Output Current — High	74			–1.0	mA
I _{OL}	Output Current — Low	74			20	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage for All Inputs
V _{IK}	Input Clamp Diode Voltage				–1.2	V	V _{CC} = MIN, I _{IN} = – 18 mA
V _{OH}	Output HIGH Voltage	74	2.5	3.4		V	I _{OH} = –1.0 mA V _{CC} = 4.50 V
		74	2.7	3.4		V	I _{OH} = –1.0 mA V _{CC} = 4.75 V
V _{OL}	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA V _{CC} = MIN
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current MR, Data, CEP, Clock PE, CET, SR				–0.6 –1.2	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)		–60		– 150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current			37	55	mA	V _{CC} = MAX

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 9. To implement synchronous multi-stage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters, or registers. In the MC74F160A and

MC74F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations:

$$\text{Count Enable} = \text{CEP} \cdot \text{CET} \cdot \overline{\text{PE}}$$

$$\text{TC} = \text{Q}_0 \cdot \overline{\text{Q}}_1 \cdot \overline{\text{Q}}_2 \cdot \text{Q}_3 \cdot \text{CET}$$

MC74F160A • MC74F162A

AC CHARACTERISTICS

Symbol	Parameter	74F		74F		Unit
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$		$T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		
		Min	Max	Min	Max	
f _{max}	Maximum Count Frequency	100		90		MHz
t _{PLH}	Propagation Delay, Count	3.5	7.5	3.5	8.5	ns
t _{PHL}	CP to Q _N ($\overline{\text{PE}}$ Input HIGH)	3.5	10	3.5	11	
t _{PLH}	Propagation Delay	3.5	8.5	3.5	9.5	
t _{PHL}	CP to Q _N ($\overline{\text{PE}}$ Input LOW)	4.0	8.5	4.0	9.5	ns
t _{PLH}	Propagation Delay	5.0	14	5.0	15	
t _{PHL}	CP to TC	4.5	14	4.5	15	ns
t _{PLH}	Propagation Delay	2.5	7.5	2.5	8.5	
t _{PHL}	CET to TC	2.5	7.5	2.5	8.5	ns
t _{PHL}	Propagation Delay MR to Q _N (MC74F160A)	5.5	12	5.5	13	
t _{PHL}	Propagation Delay MR to TC (MC74F160A)	4.5	10.5	4.5	11.5	ns

AC OPERATING REQUIREMENTS

Symbol	Parameter	74F		74F		Unit
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$		$T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		
		Min	Max	Min	Max	
$t_S(\text{H})$	Setup Time, HIGH or LOW	5.0		5.0		ns
$t_S(\text{L})$	P_n to CP	5.0		5.0		
$t_h(\text{H})$	Hold Time, HIGH or LOW	2.0		2.0		
$t_h(\text{L})$	P_n to CP	2.0		2.0		ns
$t_S(\text{H})$	Setup Time, HIGH or LOW	11		11.5		
$t_S(\text{L})$	$\overline{PE}$ or $\overline{SR}$ to CP	8.5		9.5		
$t_h(\text{H})$	Hold Time, HIGH or LOW	2.0		2.0		
$t_h(\text{L})$	$\overline{PE}$ or $\overline{SR}$ to CP	0		0		ns
$t_S(\text{H})$	Setup Time, HIGH or LOW	11		11.5		
$t_S(\text{L})$	CEP or CET to CP	5.0		5.0		
$t_h(\text{H})$	Hold Time, HIGH or LOW	0		0		
$t_H(\text{L})$	CEP or CET to CP	0		0		ns
$t_W(\text{H})$	Clock Pulse Width (Load)	5.0		5.0		
$t_W(\text{L})$	HIGH or LOW	5.0		5.0		ns
$t_W(\text{H})$	Clock Pulse Width (Count)	4.0		4.0		
$t_W(\text{L})$	HIGH or LOW	6.0		7.0		ns
$t_W(\text{L})$	$\overline{MR}$ Pulse Width, LOW (MC74F160A)	5.0		5.0		
t_{rec}	Recovery Time, $\overline{MR}$ to CP (MC74F160A)	6.0		6.0		