32-bit Microcontroller

CMOS

FR60 MB91305

MB91305

■ DESCRIPTION

MB91305 is a single-chip microcontroller that has a 32-bit high-performance RISC CPU as well as built-in I/O resources for embedded controllers requiring high-performance and high-speed CPU processing.

The FR family is the most suitable for embedded applications, for example, DVD player, printer, TV, and PDP control, that require a high level of CPU processing power.

MB91305 is an FR60 model that is based on the FR30/40 of CPUs. It has enhanced bus access and is optimized for high-speed use.


■ FEATURES

1. FR CPU

- 32-bit RISC, load/store architecture, 5 stages pipeline
- With USB function (MOD = 0000_B) : operating frequency of 64 MHz [original oscillation at 48 MHz] 48 MHz / 3-divided × 4 multiplication

(Continued)

■ PACKAGE





(Continued)

- With no USB function (MOD = 0010_B) : operating frequency of 64 MHz [original oscillation at 16 MHz] $16 \text{ MHz} \times 4 \text{ multiplication}$
- 16-bit fixed-length instructions (basic instructions), one instruction per cycle
- Memory-to-memory transfer, bit processing, instructions including barrel shift, etc.: instructions appropriate for embedded applications
- Function entry and exit instructions, multi load/store instructions of register contents: instructions compatible with high-level languages
- Register interlock function to facilitate assembly-language coding
- Built-in multiplier/instruction-level support
 - Signed 32-bit multiplication: 5 cycles
 - Signed 16-bit multiplication: 3 cycles
- Interrupts (saving of PC and PS) : 6 cycles, 16 priority levels
- Harvard architecture enabling simultaneous execution of both program access and data access
- 4-word gueues in the CPU provided to add an instruction prefetch function
- Instructions compatible with the FR family

2. Bus Interface

This bus interface is used for external bus and internal macro USB function.

- Maximum operating frequency of 32 MHz
- 16-bit data input-output
- Totally independent 8-area chip select outputs that can be defined in the minimum units of 64K bytes. The CS2 and CS3 areas are reserved as shown below. CS0, CS1, and CS4 to CS7 can be used only.
 - CS2 area : USB function
 - CS3 area: Unused
- Basic bus cycle (2 cycles)
- Automatic wait cycle generator that can be programmed for each area and can insert waits because CS2 and CS3 are reserved, the setting is fixed.
- 24-bit address can be fully outputted
- 8- and 16-bit data I/O
- · Prefetch buffer installed
- Unused data and address pins can be used as general-purpose I/O and resource function.
- Support of interfaces for various memory modules

Asynchronous SRAM, asynchronous ROM/Flash memory

Page-mode ROM/Flash memory (a page-size of 1, 2, 4, or 8 can be selected)

Burst-mode ROM/Flash memory (MBM29BL160D/161D/162D etc.)

SDRAM (or FCRAM type, CAS Latency1 to Latency8, 2/4 bank product)

Address/data multiplexed bus (8-bit/16-bit width only)

- Basic bus cycle: 2 cycles
- Automatic wait cycle generator (Max 15 cycles) that can be programmed for each area
- External wait cycles due to RDY input
- Endian setting of byte ordering (big/little)

Note: CSO area is only big endian.

- Write disable setting (read only area)
- Enable/disable set of capturing to the built-in cache
- Enable/disable set of prefetch function
- External bus arbitration using BRQ and BGRNT is enabled

3. Built-in Memory

64K bytes RAM of built-in F-bus

4. Instruction Cache Memory

- •Instruction cache: 4K bytes
- •2 way set associative
- •128 block/way, 4 entry (4 words) /block
- •Lock function allows specific program codes to stay resident in cache.
- •Instruction RAM function: A part of the instruction cache not in use can be used as RAM for instruction execution

5. DMAC (DMA Controller)

- •5 channels (channels 1 and 2 are connected to the USB function.)
- •3 transfer sources (internal peripherals, software)
- •Addressing mode with 32-bit full address specifications (increase, decrease, fixed)
- •Transfer modes (demand transfer, burst transfer, step transfer, block transfer)
- •Transfer data size that can be selected from 8, 16, and 32 bits

6. Bit Search Module (Used by REALOS)

Searches for the position of the first bit varying between 1 and 0 in the MSB of a word

7. 16-bit Reload Timer (Including One Channel for REALOS)

- •16-bit timer; 3 channels
- •Internal clock that can be selected from those resulting from frequency divided by 2, 8, and 32

8. UART

- •Full-duplex double buffer
- •5 channels
- Parity or no parity can be selected.
- •Either asynchronous (start-stop synchronization) or CLK synchronous communication can be selected.
- •Built-in timer for dedicated baud rates
- •An external clock can be used as the transfer clock.
- •Plentiful error detection functions (parity, frame, overrun)

9. I²C Interface*

- •4 channels (bridge function and pin function for 5 channels)
- Master/slave transmission and reception
- •Clock synchronization function
- •Transfer direction detection function
- •Bus error detection function
- •Supports standard mode (Max 100 Kbps) and high-speed mode (Max 400 Kbps) .
- •Built-in FIFO function : each 16-byte sending/receiving
- Arbitration function
- •Slave address/general call address detection function
- •Start condition repetitious occurrence and detection function
- •10-bit/7-bit slave address

10.Interrupt Controller

- •Total of 17 external interrupts (one unmaskable interrupt pin (NMI) and 16 regular interrupt pins (INT15 to INT0))
- •Interrupts from internal peripherals
- •Priority level can be defined as programmable (16 levels) except for the unmaskable interrupt pin.
- •Can be used for wake-up during stop.

11.10-bit A/D Converter

- •10-bit resolution, 10 channels
- •Sequential comparison and conversion type (conversion time: about 8.18 μs)
- •Conversion modes (single conversion mode and scan conversion mode)
- Causes of startup (software and external triggers)

12. PPG

- 4 channels
- 16-bit data register with 16-bit down counter and cycle setting buffer
- Internal clock: Frequency-divide-by number selectable from 1, 4, 16, and 64

13. PWC

- 1 channel (1 input)
- 16-bit up counter
- Simple Low-pass digital filter

14. 16-bit Free-run Timer

- 16-bit 1channel
- Input capture 4 channels

15. USB Function (Enabling/Disabling Function Can Be Selected by Mode Pin)

- USB2.0 full-speed, double buffer
- Configuration of FIFO for End point CONTROL IN/OUT, BULK IN/OUT, and INTERRUPT IN

16. Other Interval Timers

Watchdog timer

17. I/O Ports

Maximum of 98 ports


18. Other Features

- Has a built-in oscillation circuit as a clock source.
- INIT is provided as a reset pin.
- Additionally, a watchdog timer reset and software resets are provided.
- Stop mode and sleep mode supported as low-power consumption modes
- Gear function
- Built-in timebase timer
- Package: LQFP-176, 0.5 mm pitch, and 24 mm × 24 mm
- CMOS technology: 0.18 μm
- Power supply voltage: two sources (0.18 μ m) of 3.3 V (-0.3 V to +0.3 V) and 1.8 V (-0.15 V to +0.15 V)

*: LICENSE

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

• Function pins

• Function pir	io T		
Pin no.	Pin name	I/O Type*	Function
169 to 176	D16 to D23	С	External data bus bit16 to bit23. It is available in the external bus mode.
109 10 170	P20 to P27	O	Can be used as ports in 8-bit external bus mode.
4 to 11	D24 to D31	С	External data bus bit24 to bit31. It is available in the external bus mode.
15	RD	Н	External bus read strobe output. This pin is enabled at external bus mode.
16	WR0 /DQMUU	Н	External bus write strobe output. This pin is enabled at external bus mode. When $\overline{\text{WR}}$ is used as the write strobe, this becomes the byte-enable pin (DQMUU) .
17	WR1 /DQMUL	D	External bus write strobe output. The pin is enabled when $\overline{WR1}$ output is enabled in the external bus mode. When \overline{WR} is used as the write strobe, this becomes the byte-enable pin (DQMUL) .
	P30		General-purpose input/output port. The pin is enabled when the external bus write-enable output is disabled.
	CS0		Chip select 0 output. This pin is enabled at external bus mode.
18	P31	D	General-purpose input/output port. This pin is enabled in the single-chip mode.
19	CS1	D	Chip select 1 output. This function is enabled when chip select 1 output is enabled.
19	P32	D	General-purpose input/output port. This function is enabled when chip select 1 output is disabled.
20	CS4	D	Chip select 4 output. This function is enabled when chip select 4 output is enabled.
20	P33	ם	General-purpose input/output port. This function is enabled when chip select 4 output is disabled.
21	CS5	D	Chip select 5 output. This function is enabled when chip select 5 output is enabled.
21	P34	D	General-purpose input/output port. This function is enabled when chip select 5 output is disabled.
22	CS6	D	Chip select 6 output. This function is enabled when chip select 6 output is enabled.
	P35		General-purpose input/output port. This function is enabled when chip select 6 output is disabled.
23	CS7	D	Chip select 7 output. This function is enabled when chip select 7 output is enabled.
23	P36	נ	General-purpose input/output port. This function is enabled when chip select 7 output is disabled.

Pin no.	Pin name	I/O Type*	Function
24	RDY	D	External ready input. This function is enabled when external ready input is enabled.
24	P37	ם	General-purpose input/output port. This function is enabled when external ready input is disabled.
25	BGRNT	D	Acceptance output for external bus release. Outputs "L" when the external bus is released. This function is enabled when output is enabled.
	P40		General-purpose input/output port. This function is enabled when external bus release acceptance is disabled.
26	BRQ	D	External bus release request input. Input "1" to request release of the external bus. The function is enabled when input is enabled.
20	P41	D	General-purpose input/output port. This function is enabled when the external bus release request is disabled.
27	SYSCLK	D	System clock output. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)
	P42		General-purpose input/output port. This function is enabled when system clock output is disabled.
	MCLKE		Clock enable signal for SDRAM.
28	P43	D	General-purpose input/output port. This function is enabled when memory clock output is disabled.
29	MCLK	D	Memory clock output. This function is enabled when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)
	P44		General-purpose input/output port. This function is enabled when memory clock output is disabled.
	ĀS		Address strobe output. This function is enabled when address strobe output is enabled.
30	LBA	D	Address load output for burst flash memory. This function is enabled when address load output is enabled.
	SRAS		RAS strobe single for SDRAM.
	P45		General-purpose input/output port. This function is enabled when address load output is disabled.
	BAA		Address advance output for burst flash memory. This function is enabled when address advance output is enabled.
31	SCAS	D	CAS strobe signal for SDRAM.
	P46		General-purpose input/output port. This function is enabled when address advance output is disabled.

SWE P47 Memory write strobe output. This function is enabled when write strobe output is enabled. Write output for SDRAM.	Pin no.	Pin name	I/O Type*	Function
P47 General-purpose input/output port. This function is enabled when write strobe output is disabled. 36 to 51		WR		
Strobe output is disabled. 36 to 51	32	SWE	D	Write output for SDRAM.
S5 to 62 A16 to A23 P50 to P57 D External address bus bit16 to bit23.		P47		
P50 to P57 D Can be used as ports when external address bus is not used.	36 to 51	A0 to A15	Н	External address bus bit0 to bit15.
P50 to P57 Can be used as ports when external address bus is not used.	55 to 60	A16 to A23	_	External address bus bit16 to bit23.
Clock (oscillation) output.	55 10 62	P50 to P57	D	Can be used as ports when external address bus is not used.
Clock (oscillation) output.	64	X0	^	Clock (oscillation) input.
MD0 to MD2	66	X1	А	Clock (oscillation) output.
MD2	68	ĪNIT	В	External reset input (Reset to initialize settings)
76, 77 ANO, AN1 M Analog input pin. AN2 to 85 AN9 PF0 to PF7 Can be used as ports when analog input pin is not used. 86 to 88 ICS0 to ICS2 C Status output pin for development tool. 89 to 92 ICD0 to ICD3 L Data input/output pin for development tool. 93 IBREAK J Break pin for development tool. 94 ICLK D Clock pin for development tool. 95 TRST B Reset pin for development tool. 97 UARTO data input pin. This input is used continuously when UARTO is performing input. In this case, do not output to this port unless doing so intentionally. 100 SOUTO P61 SCKO D UARTO data output pin. This function is enabled when UARTO data output is enabled. UARTO clock input/output port. UARTO clock input/output port. UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	69 to 71		I	These pins set the basic operating mode. Connect Vcc or VSS.
AN2 to AN9 F Analog input pin.	72	MD3	J	These pins set the basic operating mode. Connect Vcc or VSS.
AN9 PF0 to PF7 Can be used as ports when analog input pin is not used.	76, 77	AN0, AN1	М	Analog input pin.
Status output pin for development tool.	78 to 85		F	Analog input pin.
Section Sect		PF0 to PF7		Can be used as ports when analog input pin is not used.
ICD3 L Data input/output pin for development tool. 93 IBREAK J Break pin for development tool. 94 ICLK D Clock pin for development tool. 95 TRST B Reset pin for development tool. 96 SINO D UARTO data input pin. This input is used continuously when UARTO is performing input. In this case, do not output to this port unless doing so intentionally. 98 General-purpose input/output port. 100 P61 UARTO data output pin. This function is enabled when UARTO data output is enabled. 99 General-purpose input/output port. UARTO clock input/output port. UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	86 to 88		С	Status output pin for development tool.
94 ICLK D Clock pin for development tool. 95 TRST B Reset pin for development tool. 99 SINO D LARTO data input pin. This input is used continuously when UARTO is performing input. In this case, do not output to this port unless doing so intentionally. 99 General-purpose input/output port. 100 P61 UARTO data output pin. This function is enabled when UARTO data output is enabled. General-purpose input/output port. UARTO clock input/output port. UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	89 to 92		L	Data input/output pin for development tool.
95 TRST B Reset pin for development tool. 99 SIN0 D UARTO data input pin. This input is used continuously when UARTO is performing input. In this case, do not output to this port unless doing so intentionally. 99 General-purpose input/output port. 90 UARTO data output pin. This function is enabled when UARTO data output is enabled. 90 General-purpose input/output port. 90 UARTO clock input/output port. 90 UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	93	IBREAK	J	Break pin for development tool.
SIN0 P60 D UARTO data input pin. This input is used continuously when UARTO is performing input. In this case, do not output to this port unless doing so intentionally. General-purpose input/output port. UARTO data output pin. This function is enabled when UARTO data output is enabled. General-purpose input/output port. SCKO D UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	94	ICLK	D	Clock pin for development tool.
P60	95	TRST	В	Reset pin for development tool.
SOUTO P61 UARTO data output pin. This function is enabled when UARTO data output is enabled. General-purpose input/output port. UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	99	SIN0	D	performing input. In this case, do not output to this port unless doing so
100 P61 Control D enabled. General-purpose input/output port. UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.		P60		General-purpose input/output port.
SCK0 D UARTO clock input/output pin. This function is enabled when UARTO clock output is enabled.	100	SOUT0	D	· ·
101 D output is enabled.		P61		General-purpose input/output port.
P62 General-purpose input/output port.	101	SCK0	D	
		P62		General-purpose input/output port.

Pin no.	Pin name	I/O Type*	Function
102	SIN1	D	UART1 data input pin. This input is used continuously when UART1 is performing input. In this case, do not output to this port unless doing so intentionally.
	P63		General-purpose input/output port.
103	SOUT1	D	UART1 data output pin. This function is enabled when UART1 data output is enabled.
	P64		General-purpose input/output port.
104	SCK1	D	UART1 clock input/output pin. This function is enabled when UART1 clock output is enabled.
	P65		General-purpose input/output port.
105	SIN2	D	UART2 data input pin. This input is used continuously when UART2 is performing input. In this case, do not output to this port unless doing so intentionally.
	P70		General-purpose input/output port.
106	SOUT2	D	UART2 data output pin. This function is enabled when UART2 data output is enabled.
	P71		General-purpose input/output port.
107	SCK2	D	UART2 clock input/output pin. This function is enabled when UART2 clock output is enabled.
	P72		General-purpose input/output port.
108	SIN3	D	UART3 data input pin. This input is used continuously when UART3 is performing input. In this case, do not output to this port unless doing so intentionally.
	P73		General-purpose input/output port.
109	SOUT3	D	UART3 data output pin. This function is enabled when UART3 data output is enabled.
	P74		General-purpose input/output port.
110	SCK3	D	UART3 clock input/output pin. This function is enabled when UART3 clock output is enabled.
	P75		General-purpose input/output port.
111	SIN4	D	UART4 data input pin. This input is used continuously when UART4 is performing input. In this case, do not output to this port unless doing so intentionally.
	P80		General-purpose input/output port.
112	SOUT4	D	UART4 data output pin. This function is enabled when UART4 data output is enabled.
	P81		General-purpose input/output port.

113	SCK4 P82	D	UART4 clock input/output pin. This function is enabled when UART4 clock
	P82	_	output is enabled.
			General-purpose input/output port.
114	SCL0	D	Clock I/O pin for I^2C bus. This function is enabled when typical operation of I^2C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P83		General-purpose input/output port.
115	SDA0	D	Data I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P84		General-purpose input/output port.
116	SCL1	D	Clock I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P90		General-purpose input/output port.
117	SDA1	D	Data I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P91		General-purpose input/output port.
118	SCL2	К	Clock I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P92		General-purpose input/output port.
119	SDA2	К	Data I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P93		General-purpose input/output port.
120	SCL3	К	Clock I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P94		General-purpose input/output port.
121	SDA3	К	Data I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P95		General-purpose input/output port.
122	SCL4	К	Clock I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P96		General-purpose input/output port.

Pin no.	Pin name	I/O Type*	Function
123	SDA4	К	Data I/O pin for I ² C bus. This function is enabled when typical operation of I ² C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P97		General-purpose input/output port.
127	NMI	В	NMI (Non Maskable Interrupt) input
128 to 131	INT0 to INT3	G	External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
	PA0 to PA3		General-purpose input/output port.
132	INT4	G	External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = 0000_B), INT4 function is used only for the USB interrupt. Therefore, it is not possible to use it as an external interrupt pin.
	PA4		General-purpose input/output port.
133 to 135	INT5 to INT7	G	External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
	PA5 to PA7		General-purpose input/output port.
136	INT8	G	External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
	PB0		General-purpose input/output port.
137	INT9	G	External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
	PB1		General-purpose input/output port.
	INT10		External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
138	ATRG	G	A/D converter external trigger input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.
	PB2		General-purpose input/output port.
	INT11		External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
139	FRCK	G	External clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.
	PB3		General-purpose input/output port.

Pin no.	Pin name	I/O Type*	Function
	INT12 to INT15		External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
140 to 143	ICU0 to	G	Input capture input pins. These inputs are used continuously when selected as input capture inputs. In this case, do not output to these ports unless doing so intentionally.
	PB4 to PB7		General-purpose input/output port.
145	UDP	USB	+ pin of USB.
146	UDM	USB	– pin of USB.
149 to 152	PPG0 to PPG3	D	PPG ch.0 to PPG ch.3 timer output.
149 to 132	PC0 to PC3		General-purpose input/output port.
	TOUT0		Data output of reload timer 0. This function is enabled when data output of reload timer 0 is enabled using port function register.
153	TRG0	D	External trigger input for PPG0 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PC4		General-purpose input/output port.
154	TOUT1	D	Data output of reload timer 1. This function is enabled when data output of reload timer 1 is enabled using port function register.
	PC5		General-purpose input/output port.
	TOUT2		Data output of reload timer 2. This function is enabled when data output of reload timer 2 is enabled using port function register.
155	ĪOWR	D	Write strobe output for DMA fly-by transfer. This function is enabled when outputting a write strobe for DMA fly-by transfer is enabled.
	PC6		General-purpose input/output port.
450	RIN	5	PWC input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
156	ĪORD	D	Read strobe output for DMA fly-by transfer. This function is enabled when outputting a read strobe for DMA fly-by transfer is enabled.
	PC7		General-purpose input/output port.
157	DREQ0	D	External input for DMA transfer requests. This input is used continuously when the corresponding external input for DMA transfer requests are enabled. In this case, do not output to this port unless doing so intentionally.
	PD0		General-purpose input/output port.

Pin no.	Pin name	I/O Type*	Function
158	DACK0	D	DMA external transfer request acceptance output. This function is enabled when DMA external transfer request acceptance output is enabled.
	PD1		General-purpose input/output port.
159	DEOP0	D	Completion output for DMA external transfer. This function is enabled when completion output for DMA external transfer is enabled.
	PD2		General-purpose input/output port.
160	DREQ1	D	External input for DMA transfer requests. This input is used continuously when external input for DMA transfer request is enabled. In this case, do not output to this port unless doing so intentionally. When using USB, this function (DMAC ch.1) cannot be used because it is used as USB data transfer. DREQ2 input is disabled.
	TIN0		Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PD3		General-purpose input/output port.
161	DACK1	D	DMA external transfer request acceptance output. This function is enabled when DMA transfer request acceptance output is enabled. When using USB, this function (DMAC ch.1) cannot be used because it is used as USB data transfer. External transfer ACK output of DMA should be disabled.
.01	TIN1		Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PD4		General-purpose input/output port.
400	DEOP1		Completion output for DMA external transfer. This function is enabled when completion output for DMA external transfer is enabled. When using USB, this function (DMAC ch.1) cannot be used because it is used as USB data transfer. External transfer EOP output of DMA should be disabled.
162	TIN2	D	Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PD5		General-purpose input/output port.
163	DREQ2	D	External input for DMA transfer requests. This input is used continuously when external input for DMA transfer request is enabled. In this case, do not output to this port unless doing so intentionally. When using USB, this function (DMAC ch.2) cannot be used because it is used as USB data transfer. DREQ2 input is disabled.
	TRG1		External trigger input for PPG1 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PE0		General-purpose input/output port.

(Continued)


Pin no.	Pin name	I/O Type*	Function
164	DACK2	D	DMA external transfer request acceptance output. This function is enabled when DMA transfer request acceptance output is enabled. When using USB, this function (DMAC ch.2) cannot be used because it is used as USB data transfer. External transfer ACK output of DMA should be disabled.
	TRG2		External trigger input for PPG2 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PE1		General-purpose input/output port.
165	DEOP2	D	Completion output for DMA external transfer. This function is enabled when completion output for DMA external transfer is enabled. When using USB, this function (DMAC ch.2) cannot be used because it is used as USB data transfer. External transfer EOP output of DMA should be disabled.
	TRG3		External trigger input for PPG3 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PE2		General-purpose input/output port.


^{* :} For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".


• Power supply and GND pins


Pin no.	Pin name	Function
2, 13, 34, 53, 65, 97, 125, 147, 167	VSS	GND pins. Connect all pins at the same potential.
3, 14, 35, 54, 67, 98, 126, 148, 168	VDDI	1.8 V power supply pins. Connect all pins at the same potential.
1, 12, 33, 52, 63, 96, 124, 144, 166	VDDE	3.3 V power supply pins. Connect all pins at the same potential.
73	AVCC	Analog power supply pin for A/D converter
74	AVRH	Reference power supply pin for A/D converter
75	AVSS	Analog GND pin for the A/D converter


■ I/O CIRCUIT TYPES











■ HANDLING DEVICES

Preventing a Latch-up

A latch-up can occur on a CMOS IC under following conditions. A latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

- When a voltage higher than VDDE or VDDI or a voltage lower than VSS is applied to an input or output pin.
- When a voltage higher than the rating is applied between VDDE or VDDI and VSS.

Handling of Unused Input Pins

Do not leave an unused input pin open since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

• Power Supply Pins

If more than one VDDE or VDDI or VSS pin exists, those that must be kept at the same potential are designed to be connected to one other inside the device to prevent malfunctions such as latch-up. Be sure to connect the pins to a power supply and ground external to the device to minimize undesired electromagnetic radiation, prevent strobe signal malfunctions due to an increase in ground level, and conform to the total output current rating. Given consideration to connecting the current supply source to VDDE or VDDI and VSS pin of the device at the lowest impedance possible.

It is also recommended that a ceramic capacitor of around 0.1 μ F be connected between VDDE or VDDI and VSS pin at circuit points close to the device as a bypass capacitor.

• Quartz Oscillation Circuit

Noise near the X0 or X1 pin may cause the device to malfunction. Design printed circuit boards so that X0, X1, the quartz oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as near to one another as possible.

It is strongly recommended that printed circuit board artwork that surrounds the X0 and X1 pins with ground be used to increase the expectation of stable operation.

Please ask the Oscillation maker to evaluate the oscillational characteristics of the crystal and this device.

• Mode Pins (MD0 to MD3)

In order to prevent mistakes due to noise, and sending them into test mode, connect these pins as close to VDDE and VSS pins, and at as low an impedance as possible.

• Tool Reset Pins (TRST)

Be sure to input the same signal as the $\overline{\text{INIT}}$ when this pin is not used for the tool. The same processing is executed for the mass product.

• Power-on

Immediately after power-on, be sure to apply setting initialization reset (INIT) with INIT pin.

Also immediately after power-on, keep the $\overline{\text{INIT}}$ pin at the "L" level until the oscillator has reached the required oscillation stabilization wait time. (For initialization by INIT from the $\overline{\text{INIT}}$ pin, the oscillation stabilization wait time is set to the minimum value.)

Source Oscillation Input at Power-on

At power-on, be sure to input a source clock until the oscillation stabilization wait time is reached.

Precautions at Power-On/Power-Off

Precautions when turning on and off VDDI pin and VDDE pin

To ensure the reliability of LSI devices, do not continuously apply only VDDE pin for about a minute when VDDI is off.

When VDDE pin is changed from off to on, the power noise may make it impossible to retain the internal state of the circuit.

Power-on : Supply voltage of VDDI pin \to analog \to Supply voltage of VDDE pin \to signal Power-off : Signal \to Supply voltage of VDDI pin \to analog \to Supply voltage of VDDI pin

Indeterminate Output when the Power is Turned On

When turning on the power, the output pin may remain indeterminate until internal power supply becomes stable.


Clocks

· Notes on using external clock

When the external clock is used, in principle, supply a clock signal to the X0 pin and an opposite-phase clock signal to the X1 pin at the same time. However, in this case the STOP mode (oscillation stop mode) must not be used (This is because, in the STOP mode, the X1 pin stops at "H" output).

Example of using an external clock is illustrated in the following figure.

Example of using external clock (normal)



Limitations

· Clock controller

Secure the stabilization wait time while "L" is input to INIT pin.

· Bit search module

Only word access is permitted for data register for detection 0 (BSD0), data register for detection 1 (BSD1), and data register for change point detection (BSDC).

• I/O port

Only byte access is permitted for ports.

• Low-power Consumption Mode

To switch to standby mode, use synchronous standby mode (set by the SYNCS bit, that is bit8 of the TBCR, timebase counter control register) and be sure to use the following sequence:

(LD1 #value_of_stanby, R0)

(LD1 #_STCR, R12)

STB R0, @R12 : Writing into the standby control register (STCR)

LDUB @R12, R0 : STCR read for synchronous standby

LDUB @R12, R0 : Dummy re-read of STCR NOP : NOP × 5 for timing adjustment

NOP

NOP

NOP

NOP

- When using the monitor debugger, do not:
 - Set a break point within the above sequence of instructions.
 - Step of the instructions within the above sequence of instructions.
- Prefetch

When allowing prefetch in the little endian area, only word access (32-bit) should be used to access the area. Byte access and halfword access are not working properly.

· Notes on using PS register

PS register is processed by some instructions in advance so that exception operations as stated below may cause breaks during interruption handling routine when using debugger and may cause updates to the display contents of PS flags.

In either case, this device is designed to carry out reprocessing properly after returning from such EIT events. The operations before and after EIT events are performed as prescribed in the specification.

- 1. The following operations may be performed when the instruction immediately followed by a DIVOV/DIVOS instruction is acceptance of a user interrupt/NMI, single-stepped, or breaks in response to an emulator menu.
 - (1) D0 and D1 flags are updated in advance.
 - (2) EIT handling routine (user interrupt/NMI, or emulator) is executed.
 - (3) After returning from the EIT, a DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as in (1).
- 2. The following operations are performed if each instruction from ORCCR, STILM, MOV Ri, and PS is executed to allow an interruption while user interrupt/NMI trigger exists.
 - (1) PS register is updated in advance.
 - (2) EIT handling routine (user interrupt/NMI) is executed.
 - (3) After returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in (1) .

Watchdog Timer Function

The watchdog timer equipped in this model operates to monitor programs to ensure that they execute reset defer function within a certain period of time, and to reset the CPU if the reset defer function is not executed due to the program runaway. For that reason, once the watchdog timer function is enabled, it keeps its operation until it is reset.

By way of exception, the watchdog timer automatically defers a reset under the condition where the CPU program executions are stopped. For more detail, refer to the description section of the watchdog timer function in "Hardware Manual".

If the system gets out of control and the situation becomes as mentioned above, watchdog reset may not be generated. In that case, please reset (INIT) from the external INIT pin.

Note on using A/D

The MB91305 has a built-in A/D converter. Do not supply a voltage higher than VDDE to the AVCC.

• Software reset in synchronous mode

When software reset in the synchronous mode is used, the following two conditions must be satisfied before setting the SRST bit of the STCR (standby control register) to 0.

- Set the interrupt enable flag (I-Flag) to the interrupt disabled (I-Flag = 0).
- Do not use NMI.
- Simultaneous occurrences of software break and user interrupt/NMI

If software break and user interrupt/NMI occur together, emulator debugger may:

- Stop at a point other than the programmed break points.
- Not reexecute properly after halting.

If such failures occur, use hardware break instead of software break. When using monitor debugger, do not set any break points within the corresponding instructions.

Stepping of the RETI Instruction

In the environment where interruptions occur frequently during stepping, the RETI is executed repeatedly for the corresponding interrupt process routines after the stepping. As the result of it, the main routine and low interrupt- level programs are not executed. To avoid this situation, do not step the RETI instruction. Otherwise, perform debugging by disabling the interruptions when the debug on the corresponding interrupt routines becomes unnecessary.

Operand Break


Do not set the access to the areas containing the address of stack pointer as a target of data event break.

Sample Batch File for Configuration

When a program is downloaded to internal RAM to execute debug, be sure to execute the following batch file after reset.

#
Set MODR (0x7fd) = Enable In memory + 16-bit External Bus
set mem/byte 0x7fd = 0x5
#

■ BLOCK DIAGRAM



■ CPU AND CONTROL UNIT

Internal Architecture

The FR family is a high-performance core based on RISC architecture and advanced instructions for embedded applications.

1. Features

• RISC architecture used

Basic instruction: One instruction per cycle

• 32-bit architecture

General-purpose register: 32 bits × 16

- 4G bytes linear memory space
- Multiplier installed

32-bit by 32-bit multiplication : 5 cycles 16-bit by 16-bit multiplication : 3 cycles

• Enhanced interrupt processing function

Quick response speed : 6 cycles Support of multiple interrupts

Level mask function: 16 levels


- Enhanced instructions for I/O operations Memory-to-memory transfer instruction Bit-processing instructions
- Efficient code

Basic instruction word length: 16 bits

- Low-power consumption Sleep and stop modes
- · Gear function


2. Internal Architecture

The FR family CPU uses the Harvard architecture, which has separate buses for instructions and data. A 32-bit ← 16-bit bus converter is connected to the 32-bit bus (F-bus), providing an interface between the CPU and peripheral resources. A Harvard ← Princeton bus converter is connected to both the I-bus and D-bus, providing an interface between the CUP and bus controllers.




3. Programming Model

• Programming Model



4. Registers

• General-purpose Registers



Registers R0 to R15 are general-purpose registers. These registers are used as an accumulator in an operation or a pointer in a memory access.

Of these 16 registers, the following are intended for special applications and therefore enhanced instructions are provided for them :

• R13:

Virtual accumulator (AC)

• R14:

Frame pointer (FP)


• R15:

Stack pointer (SP)

The initial value upon reset is undefined for R0 through R14 and is "00000000h" (SSP value) for R15.

• PS (Program Status)

The program status register (PS: Program Status) holds the program status. The PS register consists of three parts: ILM, SCR, and CCR. All undefined bits are reserved. During reading, "0" is always read. Writing is disabled.



CCR (Condition Code Register)

bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value
_ _ S I N 7 V C
- $ -$

- S: Stack flag
- This bit is cleared to "0" by a reset.
- Set this bit to "0" when the RETI instruction is executed.

I: Interrupt enable flag

This bit is cleared to "0" by a reset.

N: Negative flag

The initial state of this bit upon reset is undefined.

Z: Zero flag

The initial state of this bit upon reset is undefined.


V : Overflow flag

The initial state of this bit upon reset is undefined.

C: Carry flag

The initial state of this bit upon reset is undefined.

• SCR (System Condition code Register)



D1, D0: Step division flag


These bits hold the intermediate data obtained when step division is executed.

T: Step trace trap flag

This bit specifies whether the step trace trap is to be enabled.

The step trace trap function is used by an emulator. When an emulator is used, this function cannot be used in a user program.

• ILM (Interrupt Level Mask Register)



The interrupt level mask (ILM) register holds an interrupt level mask value. The value held in ILM register is used as a level mask.

This register is initialized to 15 (01111_B) by a reset.

PC (Program Counter)	
bit31 bit0	Initial value XXXXXXXXH
The program counter indicates the address of the instruction being	executed.
The initial value upon reset is undefined.	
TBR (Table Base Register)	
bit31 bit0	Initial value
bilist billo	000FFC00н
The table base register holds the first address of the vector table to	be used during EIT processing.
The initial value upon reset is "000FFC00₁".	
• RP (Return Pointer)	
bit31 bit0	Initial value
	XXXXXXXH
The return pointer holds the return address from a subroutine.	
•	oformed to the DD
When the CALL instruction is executed, the value of the PC is trans	
When the RET instruction is executed, the contents of the RP are t	transferred to the PC.
The initial value upon reset is undefined.	
SSP (System Stack Pointer)	
	1 22 1 1
bit31 bit0	
	0000000н
The SSP is the system stack pointer.	

This register is used as an R15 general-purpose register if the S flag of the condition code register (CCR) is "0".

The SSP can also be specified explicitly.

This register is also used as a stack pointer that specifies a stack on which the contents of the PS and PC are to be saved if an EIT occurs.

The initial value upon reset is "00000000H".

USP (User Stack Pointer)	USP (User Stack Pointer)							
bit	31 bit0	o Initial value						
		XXXXXXXH						

The USP is the user stack pointer.

This register is used as an R15 general-purpose register if the S flag of the condition code register (CCR) is "1".

The USP can also be specified explicitly.

The initial value upon reset is undefined.

This register cannot be used by the RETI instruction.

• MDH/MDL (Multiply & Divide register)

bit31	bit0 Initial value
MDH	XXXXXXXXH
MDL	XXXXXXXH

MDH and MDL are the multiply and divide registers. Each register is 32 bits long.

The initial value upon reset is undefined.

■ MODE SETTINGS

For the FR family, set the operating mode using the mode pins (MD3, MD2, MD1 and MD0) and the mode register (MODR) .

1. Mode pins

Use the four mode pins (MD3, MD2, MD1, and MD0) to specify mode vector fetch.


shows the specification related to the mode vector fetch.

	Mode pin			Mode name	Reset vector access	Remarks		
MD3	MD2	MD1	MD0	Wode name	area	Kemarks		
0	0	0	0	External ROM mode vector	External	With USB. Used at 48 MHz source oscillation.		
0	0	1	0	External ROM mode vector	External	Without USB. Used at 16 MHz source oscillation.		

Note: The setting other than that shown is prohibited. The single-chip mode is not supported.

2. Mode Register (MODR)

Detailed explanation of the register




Mode data is data written to the mode register by a mode vector fetch.

After setting to the mode register (MODR) is completed, perform with the operation mode according to this register.

The mode register is set by all reset sources. Accordingly, user program cannot write data to the mode register.

- Detailed explanation of the mode data.
- In the save way of the reset vector, set the mode vector in the vector area.
- Details of the mode data which sets to the mode vector is shown below.



[bit31 to bit27] Reserved bits

Be sure to set "00000B" to these bits.

Operation when value other than "00000B" is set cannot guarantee.

[bit26] ROMA (Internal ROM enable bit)

This bit sets whether to enable internal ROM areas.

ROMA	Function	Remarks
0	External ROM mode *	Internal F-bus region (40000 _H to 100000 _H) becomes an external region.
1	Internal ROM mode	Internal F-bus region (40000 $_{\rm H}$ to 100000 $_{\rm H}$) becomes access prohibited (setting disabled) .

^{*:} MB91305 does not contain internal ROM. Use as external ROM mode (setting ROMA = 0) .

[bit25, bit24] WTH1, WTH0 (Bus width specification bit)

Set the bus width specification in external bus mode.

This value is set by DBW1 and DBW0 bits of ACR0 (CS0 area) in the external bus mode.

WTH1	WTH0	Function	Remarks				
0	0	8-bit bus width	External bus mode				
0	1	16-bit bus width External bus mode					
1	0	32-bit bus width	External bus mode (setting disabled)				
1	1	Single-chip mode *	Single-chip mode (setting disabled)				

^{*:} not supported.

Note: Mode data set in mode vector must be allocated to "0x000FFFF8H" as a byte data. In the FR family, since big endian is used as byte endian, the data must be allocated to the most significant byte in bit31 to bit24 as shown below.

	bit31	bit24	bit23	bit16	bit15	bit8	bit7	bit0
Address 0x000FFFF8⊦	Mode Da	ata	XXXXXX	XX	XXXXXX	(X	xxxx	xxxx
0x000FFFFCн				Reset	Vector			
5,10001 1 1 C.:								

■ MEMORY SPACE

1. Memory Space

The FR family has a logical address space of 4G bytes (232 addresses), which the CPU accesses linearly.

· Direct addressing area


The areas in the address space listed below are used for input-output.

These areas are called the direct addressing area. The address of an operand can be directly specified in an instruction.

The size of the direct addressing area varies according to the size of data to be accessed:

Byte data access : 000h to 0FFh
 Halfword data access : 000h to 1FFh
 Word data access : 000h to 3FFh

2. Memory Map




Note: Internal RAM area of the MB91305 is "0003 0000H" to "0003 FFFFH".

■ I/O MAP

Shows the correspondence between the memory space area and the peripheral resource registers.

Reading the table



Note: The initial value of bits in a register are indicated as follows:

"1": Initial value "1"
"0": Initial value "0"
"X": Initial value "X"

"-": A physical register does not exist at the location.

Address	Register						
Address	+0	+1	+2	+3	Block		
000000н to 00000Fн	_	_	_	_	Reserved		
000010н	PDR0[R/W] XXXXXXX	PDR1[R/W] XXXXXXX	PDR2[R/W] PDR3[R/W] XXXXXXXX				
000014н	PDR4[R/W] XXXXXXX	PDR5[R/W] XXXXXXXX	PDR6[R/W] XXXXXX	PDR7[R/W] XXXXXX	R-bus		
000018н	PDR8[R/W] XXXXXXXX	PDR9[R/W] XXXXXXX	PDRA[R/W] XXX	PDRB[R/W] XXXXXXXX	Port Data Register		
00001Сн	PDRC[R/W] XXXXXXXX	PDRD[R/W] XXXXXX	PDRE[R/W] XXX	PDRF[R/W] XXXXXXXX			
000020н	ADCTH[R/W] XXXXXX00	ADCTL[R/W] 00000X00		H[R/W] 00000000			
000024н	ADAT			ADAT1[R] XXXXXX00 00000000			
000028н	ADAT XXXXXX00		ADA XXXXXX00	10-bit A/D converter			
00002Сн	ADAT XXXXXX00		ADA XXXXXX00				
000030н	ADAT XXXXXX00		ADA XXXXXX00				
000034н	ADAT XXXXXX00		ADAT9[R] XXXXXX00 00000000				
000038н	TEST [R/W] 00000000	_	_				
00003Сн	_	_	_	_	Reserved		
000040н	HEIRR0 [R/W] 00000000	ENIR0 [R/W] 00000000	ELVR0 0000	External interrupt			
000044н	DICR [R/W] 0	HRCL [R/W] 011111	_		DLYI/I-unit		
000048н	TMRLI XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXX		16-bit		
00004Сн	_	_		TMCSR0 [R/W] 0000 00000000			
000050н	TMRLI XXXXXXXX		TMR XXXXXXX	16-bit			
000054н	_	_		R1 [R/W] 00000000	Reload Timer 1		

Address		Block				
Audiess	+0	+1	+2	+3	BIOCK	
000058н	TMRLR2 [W] XXXXXXXX XXXXXXX			R2 [R] CXXXXXXX	16-bit	
00005Сн	-	_		R2 [R/W] 00000000	Reload Timer 2	
000060н	SSR0 [R/W] 00001000	SIDR0 [R]/ SODR0 [W] XXXXXXXX	SCR0 [R/W] 00000100	SMR0 [R/W] 000-0-	UART0	
000064н	UTIMO [R] (UTIMRO [W]) 00000000 00000000		DRCL0 [W]	UTIMC0 [R/W] 000001	U-TIMER 0	
000068н	SSR1 [R/W] 00001000	SIDR1 [R]/ SODR1 [W] XXXXXXXX	SCR1 [R/W] 00000100	SMR1 [R/W] 000-0-	UART1	
00006Сн		JTIMR1 [W]) 00000000	DRCL1 [W]	UTIMC1 [R/W] 000001	U-TIMER 1	
000070н	SSR2 [R/W] SODR2 [R]/ SODR2 [W] SODR2 [W] O00001000 SMR2 [R/W] 000-0-0-0-		UART2			
000074н		JTIMR2 [W]) 00000000	DRCL2 [W]	UTIMC2 [R/W] 000001	U-TIMER 2	
000078н	SSR3 [R/W] 00001000	SIDR3 [R]/ SODR3 [W] XXXXXXXX	SCR3 [R/W] 00000100	SMR3 [R/W] 000-0-	UART3	
00007Сн		JTIMR3 [W]) 00000000	DRCL3 [W]	UTIMC3 [R/W] 000001	U-TIMER 3	
000080н	SSR4 [R/W] 00001000	SIDR4 [R]/ SODR4 [W] XXXXXXXX	SCR4 [R/W] 00000100	SMR4 [R/W] 000-0-	UART4	
000084н		JTIMR4 [W]) 00000000	DRCL4 [W]	UTIMC4 [R/W] 000001	U-TIMER 4	
000088н	_	_	-	_	Reserved	
00008Сн	_	_	-	_	Reserved	
000090н	PWCCL[R/W] 000000	PWCCH[R/W] 00-00000	-			
000094н		D[R] XXXXXXXX	_ _		DIVIC	
000098н	PWCC2[R/W] 000	Reserved			- PWC	
00009Сн		UD[R] XXXXXXXX	-	_		

A ddraga		Reg	ister		Block
Address -	+0	+1	+2	+3	BIOCK
0000А0н	_	_	-	_	
0000А4н	_	_	_	_	Doggrand
0000А8н	_	_	_		Reserved
0000АСн	_	_	_		
0000В0н	IFN0 [R] 00000000	IFRN0 [R/W] 00000000	IFCR0 [R/W] 00-00000	IFDR0 [R/W] 00000000	
0000В4н	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000		R, R/W] 00000000	- I ² C interface ch.0
0000В8н	ITMK0 00111111		ISMK0 [R/W] 01111111	ISBA0 [R/W] 00000000	- 1 C interface cri.o
0000ВСн	_	IDAR0 [R/W] 00000000	ICCR0 [R/W] 00011111	_	
0000С0н	IFN1 [R] 00000000	IFRN1 [R/W] 00000000	IFCR1 [R/W] 00-00000	IFDR1 [R/W] 00000000	
0000С4н	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000	ITBA1 [R, R/W] 00000000 00000000		I ² C interface ch.1
0000С8н	ITMK1 [R/W] 00111111 11111111		ISMK1 [R/W] 01111111	ISBA1 [R/W] 00000000	- PC Interface cn. i
0000ССн		IDAR1 [R/W] 00000000	ICCR1 [R/W] 00011111	_	
0000D0н	IFN2 [R] 00000000	IFRN2 [R/W] 00000000	IFCR2 [R/W] 00-00000	IFDR2 [R/W] 00000000	
0000Д4н	IBCR2 [R/W] 00000000	IBSR2 [R] 00000000		R, R/W] 00000000	- I ² C interface ch.2
0000D8н	ITMK2 00111111		ISMK2 [R/W] 01111111	ISBA2 [R/W] 00000000	- I-C interface cn.2
0000DСн	_	IDA2R [R/W] 00000000	ICCR2 [R/W] 00011111	_	
0000Е0н	IFN3 [R] 00000000	IFRN3 [R/W] 00000000	IFCR3 [R/W] 00-00000	IFDR3 [R/W] 00000000	
0000Е4н	IBCR3 [R/W] 00000000	IBSR3 [R] 00000000		R, R/W] 00000000	12C interfere ob 2
0000Е8н	ITMK3 00111111		ISMK3 [R/W] 01111111	ISBA3 [R/W] 00000000	- I ² C interface ch.3
0000ЕСн	_	IDAR3 [R/W] 00000000	ICCR3 [R/W] 00011111	_	
0000F0н	_	—	_	_	Reserved
0000F4н	TCDT 00000000		_	TCCS [R/W] 00000000	16-bit free-run timer

Address		Block						
Address	+0	+1	+2	+3	- BIOCK			
0000F8н		P1 [R] XXXXXXXX		IPCP0 [R] XXXXXXXX XXXXXXX				
0000FСн		23 [R] XXXXXXXX		P2 [R] XXXXXXXX	16-bit input capture			
000100н	_	ICS23 [R/W] 00000000	_	ICS01 [R/W] 00000000				
000104н	_	_	_	_				
000108н	_	_	_	_	Reserved			
00010Сн	_		_	_				
000110н	EIRR1 [R/W] 00000000	ENIR1 [R/W] 00000000		1 [R/W] 00000000	External interrupt			
000114н to 00011Fн	_	_		_	Reserved			
000120н	PTMF 11111111	R0 [R] 11111111	PCSR0 [W] XXXXXXXX XXXXXXX		DDCC			
000124н		TO [W] XXXXXXXX	PCNH0 [R/W] 00000000	PCNL0 [R/W] 00000000	- PPG0			
000128н		R1 [R] 11111111		R1 [W] XXXXXXXX	- PPG1			
00012Сн		T1 [W] XXXXXXXX	PCNH1 [R/W] 00000000	PCNL1 [R/W] 00000000	- PPG1			
000130н	PTMF 11111111	R2 [R] 11111111		R2 [W] XXXXXXXX	- PPG2			
00134н		T2 [W] XXXXXXXX	PCNH2 [R/W] 00000000	PCNL2 [R/W] 00000000	- PPG2			
000138н		R3 [R] 11111111		R3[W] XXXXXXXX	- PPG3			
00013Сн		T3 [W] XXXXXXXX	PCNH3 [R/W] 00000000	- PPG3				
000140н to 0001FCн		Reserved						
000200н	000	- DMAC						
000204н	C		30 [R/W] 00000000 0000000	00	DIVIAC			

A 1.1		Dist						
Address	+0	Block						
000208н	000							
00020Сн	(
000210н	000	DMACA2 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX						
000214н	(B2 [R/W] 0 00000000 0000000	00				
000218н	000		A3 [R/W] XXXXXXXX XXXXX	XXX				
00021Сн	(B3 [R/W] 0 00000000 0000000	00	DMAC			
000220н	000		A4 [R/W] XXXXXXXX XXXXX	XXX				
000224н	(B4 [R/W] 0 00000000 0000000	00				
000228н		-						
00022Сн to 00023Сн		-	_					
00023Сн	0XX		R [R/W] XXXXXXXX XXXXX	XXX				
000244н to 0002FCн		-	_		Reserved			
000304н	_	_	_	ISIZE[R/W] 10	I-Cache			
000308н to 0003E0н	_	Reserved						
0003Е4н	_	ICHCR[R/W]						
0003E8н to 0003EСн	_	_	_	_	Reserved			

A ddws.s.		Reg	ister		Dlack			
Address -	+0	Block						
0003F0н								
0003F4н	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX							
0003F8н	XXX		C [W]	XXXX	Module			
0003FСн	XXX		R [R] XXXXXXXX XXXX	XXXX				
000400н	_	_	DDR2 [R/W] 00000000	DDR3 [R/W] 0000				
000404н	DDR4 [R/W] 00000000	DDR5 [R/W] 00000000	DDR6 [R/W] 000000	DDR7 [R/W] 000000	R-bus Port Direction			
000408н	DDR8 [R/W] 00000	DDR9 [R/W] 00000000	DDRA [R/W] 00000000	DDRB [R/W] 00000000	Register			
00040Сн	DDRC [R/W] 00000000	DDRD [R/W] 000000	DDRE [R/W] 00	DDRF [R/W] 00000000				
000410н	PFR0 [R/W] 000000	PFR1 [R/W] 00000000	PFR2 [R/W] 00000	PFR3 [R/W] 0000				
000414н	PFR4 [R/W] 000	PFR5 [R/W] 11111111	PFR6 [R/W] 00000000	PFR7 [R/W] 000	R-bus			
000418н		PFR9 [R/W] 11111111	_	PFRB [R/W] 00011-0-	Port Function Register			
00041Сн	PFRC [R/W] 111111	PFRD [R/W] 101	PCRA [R/W] 00000000	PCRB [R/W] 00000000				
000420н to 00043Сн		_	_	,	Reserved			
000440н	ICR00 [R/W] 11111	ICR01 [R/W] 11111	ICR02[R/W] 11111	ICR03 [R/W] 11111				
000444н	ICR04 [R/W] 11111	ICR05 [R/W] 11111	ICR06 [R/W] 11111	ICR07 [R/W] 11111				
000448н	ICR08 [R/W] 11111	ICR09 [R/W] 11111	ICR10 [R/W] 11111	ICR11 [R/W] 11111				
00044Сн	ICR12 [R/W] 11111	ICR13 [R/W] 11111	ICR14 [R/W] 11111	ICR15 [R/W] 11111	Interrupt Controller			
000450н	ICR16 [R/W] 11111	ICR17 [R/W] 11111	ICR18 [R/W] 11111	ICR19 [R/W] 11111				
000454н	ICR20 [R/W] 11111	ICR21 [R/W] 11111	ICR22 [R/W] 11111	ICR23 [R/W] 11111				
000458н	ICR24 [R/W] 11111	ICR25 [R/W] 11111	ICR26 [R/W] 11111	ICR27 [R/W] 11111				

A ddraga		Reg	ister		Disak
Address -	+0	+1	+2	+3	Block
00045Сн	ICR28 [R/W] 11111	ICR29 [R/W] 11111	ICR30 [R/W] 11111	ICR31 [R/W] 11111	
000460н	ICR32 [R/W] 11111	ICR33 [R/W] 11111	ICR34 [R/W] 11111	ICR35 [R/W] 11111	
000464н	ICR36 [R/W] 11111	ICR37 [R/W] 11111	ICR38 [R/W] 11111	ICR39 [R/W] 11111	Interrupt Controller
000468н	ICR40 [R/W] 11111	ICR41 [R/W] 11111	ICR42 [R/W] 11111	ICR43 [R/W] 11111	
00046Сн	ICR44 [R/W] 11111	ICR45 [R/W] 11111	ICR46 [R/W] 11111	ICR47 [R/W] 11111	
000470н to 00047Сн		_	_		Reserved
000480н	RSRR [R/W] 10000000 *2	STCR [R/W] 00110011 *2	TBCR [R/W] 00XXXX00 *1	CTBR [W] XXXXXXXX	Clock Control
000484н	CLKR [R/W] 00000000 *1	WPR [W] XXXXXXXX	DIVR0 [R/W] 00000011 *1	DIVR1[R/W] 00000000 *1	- Clock Control
000488н	_	_	_	_	
00048Сн	_	_	_	_	
000490н	_	_	_	_	
000494н to 0005FCн		_	_		Reserved
000600н to 00063Fн		_	_		
000640н	ASR0 00000000 0	• •	ACR0 1111XX00	[R/W] 000000000 *1	
000644н	ASR1 XXXXXXXX			[R/W] XXXXXXXX *1	
000648н	ASR2 XXXXXXXX >	• •		[R/W] XXXXXXXX *1	
00064Сн	ASR3 XXXXXXXX >	T-unit			
000650н	ASR4 [R/W] ACR4 [R/W] XXXXXXXX XXXXXXXX 1 XXXXXXXX 1				
000654н	ASR5 XXXXXXXX			[R/W] XXXXXXXX *1	
000658н	ASR6 XXXXXXXX >			[R/W] XXXXXXXX *1	

Address	Register						
Address	+0	+1	+2	+3	Block		
00065Сн		ASR7 [R/W] XXXXXXXX XXXXXXXX 1		ACR7 [R/W] XXXXXXXX XXXXXXXX *1			
000660н	AWR0 [R/W] 01111111 11111111 11 AWR2 [R/W] XXXXXXXX XXXXXXXX 11			[R/W] XXXXXXXX *1			
000664н				R/W]			
000668н	AWR4			[R/W] XXXXXXXX *1			
00066Сн	AWR6			' [R/W] XXXXXXXX *1			
000670н	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX	_	_	T-unit		
000674н		_	_				
000678н	IOWR0 [R/W] XXXXXXXX	IOWR1 [R/W] XXXXXXXX	IOWR2 [R/W] XXXXXXXX	_			
00067Сн		_	_				
000680н	CSER [R/W] 00000001	CHER [R/W] 11111111	_	TCR [R/W] 00000000			
000684н	RCR 00XXXXXX		_	_			
000688н to 0007F8н		_	_		Reserved		
0007FСн	_	MODR [W] XXXXXXXX	_	_	_		
000800н to 000AFCн		_	_		Reserved		
000В00н	ESTS0 [R/W] X0000000	ESTS1 [R/W] XXXXXXXX	ESTS2 [R] 1XXXXXXX	_			
000В04н	ECTL0 [R/W] 0X000000	ECTL1 [R/W] 00000000	ECTL2 [W] 000X0000	ECTL3 [R/W] 00X00X11			
000В08н	ECNT0 [W] ECNT1 [W] XXXXXXXX		EUSA [W] XXX00000	EDTC [W] 0000XXXX	DSU		
000В0Сн	EWP1 [R]						
000В10н	EDTR XXXXXXXX			R1 [W] XXXXXXXX			

Address		Block					
Address	+0	+1	+2	+3	Block		
000В14н to 000В1Сн							
000В20н	XXXX						
000В24н	XXXX	EIA1 [W] XXXXXXXX XXXXXXXX XXXXXXXX					
000В28н	XXXX	EIA2 XXXXX XXXXXXXX	? [W] XXXXXXXX XXXXX	XXX			
000В2Сн	XXXX	EIA3	S [W] XXXXXXXX XXXX	XXX			
000В30н	XXXX	EIA4 XXXX XXXXXXX	[W] XXXXXXXX XXXX	XXX			
000В34н	XXXX	EIA5 XXXX XXXXXXX	[W] XXXXXXXX XXXX	XXX			
000В38н	XXXX	EIA6	[W] XXXXXXXX XXXXX	XXX	_		
000В3Сн	XXXX	EIA7 XXXXX XXXXXXXX	'[W] XXXXXXXX XXXXX	XXX			
000В40н	XXXX	EDTA XXXXX XXXXXXX	[R/W] XXXXXXXX XXXXX	XXX	DSU		
000В44н	XXXX	EDTM XXXXX XXXXXXX	[R/W] XXXXXXXX XXXXX	XXXX			
000В48н	XXXX	EOA(0 [W] XXXXXXXX XXXXX	XXX			
000В4Сн	XXXX	EOA [,] XXXXX XXXXXXXX	1 [W] XXXXXXXX XXXXX	XXX			
000В50н	XXXX	EPCR	[R/W] XXXXXXXX XXXXX	XXXX			
000В54н	XXXX	EPSR XXXXX XXXXXXXX	[R/W] XXXXXXXX XXXXX	XXXX			
000В58н	XXXX	EIAM XXXXX XXXXXXX	0 [W] XXXXXXXX XXXXX	XXXX			
000В5Сн	XXXX	EIAM XXXXX XXXXXXX	1 [W] XXXXXXXX XXXXX	XXXX			
000В60н	XXXX	EOAM0/E0	ODM0 [W] XXXXXXXX XXXXX	XXX			
000В64н	XXXX	EOAM1/EO	ODM1 [W] XXXXXXXX XXXXX	XXX			

Address		Block					
Address	+0	BIOCK					
000В68н	XXX	DSU					
000В6Сн	XXX>	EOD1 [W] XXXXXXXX XXXXXXXX XXXXXXXX					
000В70н to 000FFCн		_					
001000н	XXXX		A0 [R/W] XXXXXXXXX XXXX	«xxx			
001004н	XXXX		A0 [R/W] XXXXXXXX XXXX	(XXX			
001008н	XXX		A1 [R/W] XXXXXXXXX XXXX	(XXX			
00100Сн	XXX>		A1 [R/W] XXXXXXXXX XXXX	«ххх			
001010н	XXX>		A2 [R/W] XXXXXXXX XXXX	(XXX	DMAC		
001014н	XXX>		A2 [R/W] XXXXXXXX XXXX	(XXX	DIVIAC		
001018н	XXX>		A3 [R/W] XXXXXXXX XXXX	(XXX			
00101Сн	XXXX		A3 [R/W] XXXXXXXX XXXX	(XXX			
001020н	XXX		A4 [R/W] XXXXXXXX XXXX	(XXX			
001024н	XXX		A4 [R/W] XXXXXXXXX XXXX	(XXX			
001028н to 007104н		-	_		Reserved		

^{*1 :} Register whose initial value depends on the reset level. The registers at the INIT level are indicated.

^{*2 :} Register whose initial value depends on the reset level. The registers at the INIT level due to the INIT pin are indicated.

Address	Address				
Address	+0	+1	+2	+3	Block
00060000н		0o [R] XXXXXXXX		O0i [W] X XXXXXXX	
00060004н	FIFO1 [R] XXXXXXXX XXXXXXX			O2 [W] X XXXXXXXX	
00060008н	FIFO3 [R] XXXXXXXX XXXXXXX				
0006000Сн to 0006001Fн		_	_		
00060020н	-	_		T1 [R/W] X XXX00000	
00060024н		2 [R/W] X XXX00000		T3 [R/W] (X XXX00000	
00060028н		4 [R/W] X XXX00000		T5 [R/W] X XXXX00XX	
0006002Сн	2CH CONT6 [R/W] CONT7 [R/W] XXXXXXXX XXXX00000				
00060030н		8 [R/W] K XXX00000		T9 [R/W] XX 0XXX0000	
00060034н		10 [R/W] X00000XX	TTSIZE [R/W] 00010001 00010001		USB Function
00060038н		TRSIZE [R/W]		_	
0006003Сн		_	_		
00060040н		E0 [R] < XXXX0000		_	
00060044н		E1 [R] X X0000000		_	
00060048н to 0006005Fн	00060048н to - 0006005Fн		_		
00060060н				1 [R/W] 00 00000000	
00060064н		_	_		
00060068н	O0060068H ST2 [R] XXXXXXXX XXX00000			3 [R/W] (X XXX00000	
0006006C _H ST4 [R/W] XXXXX000 00000000				5 [R/W] (X XX000000	

Address		Register					
Address	+0	+1	+2	+3	Block		
00060070н to 0006007Fн		_	_		USB Function		
00060080н to 0006FFFВн		_	_		Reserved		
0006FFFCн	_	_	USBRST -0	_	USB reset		

■ INTERRUPT SOURCE TABLE

	Interrupt	number	Intonue		Address	December
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	Address of TBR default	Resource number
Reset	0	00	_	3FСн	000FFFFCн	_
Mode vector	1	01	_	3F8н	000FFFF8н	_
Reserved for system	2	02	_	3F4н	000FFFF4н	_
Reserved for system	3	03	_	3F0н	000FFFOн	_
Reserved for system	4	04	_	3ЕСн	000FFFECн	_
Reserved for system	5	05	_	3Е8н	000FFFE8н	_
Reserved for system	6	06	_	3Е4н	000FFFE4н	_
No-coprocessor trap	7	07	_	3Е0н	000FFFE0н	_
Coprocessor error trap	8	08	_	3DСн	000FFFDCн	_
INTE instruction	9	09	_	3D8н	000FFFD8н	_
Instruction break exception	10	0A	_	3D4н	000FFFD4н	_
Operand break trap	11	0B	_	3D0н	000FFFD0н	_
Step trace trap	12	0C	_	3ССн	000FFFCCн	
NMI request (tool)	13	0D	_	3С8н	000FFFC8н	_
Undefined instruction exception	14	0E	_	3С4н	000FFFC4н	_
NMI request	15	0F	15 (F _H) fixed	3С0н	000FFFC0н	_
External interrupt 0	16	10	ICR00	3ВСн	000FFFBСн	_
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	_
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	_
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	_
External interrupt 4 (USB-function)	20	14	ICR04	3АСн	000FFFACн	_
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н	_
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	_
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	_
Reload timer 0	24	18	ICR08	39Сн	000FFF9Сн	8
Reload timer 1	25	19	ICR09	398н	000FFF98н	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART0 (Reception completed)	27	1B	ICR11	390н	000FFF90н	0
UART1 (Reception completed)	28	1C	ICR12	38Сн	000FFF8Сн	1
UART2 (Reception completed)	29	1D	ICR13	388н	000FFF88н	2
UART0 (Transmission completed)	30	1E	ICR14	384н	000FFF84н	3
UART1 (Transmission completed)	31	1F	ICR15	380н	000FFF80н	4

	Interrupt	number	Intourint		A daluage of	December
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	Address of TBR default	Resource number
UART2 (Transmission completed)	32	20	ICR16	37Сн	000FFF7Сн	5
DMAC0 (end or error)	33	21	ICR17	378н	000FFF78н	_
DMAC1 (end or error)	34	22	ICR18	374н	000FFF74н	_
DMAC2 (end or error)	35	23	ICR19	370н	000FFF70н	_
DMAC3 (end or error)	36	24	ICR20	36Сн	000FFF6Сн	_
DMAC4 (end or error)	37	25	ICR21	368н	000FFF68н	_
A/D	38	26	ICR22	364н	000FFF64н	_
PPG0	39	27	ICR23	360н	000FFF60н	_
PPG1	40	28	ICR24	35Сн	000FFF5Сн	_
PPG2	41	29	ICR25	358н	000FFF58н	_
PPG3	42	2A	ICR26	354н	000FFF54н	_
PWC	43	2B	ICR27	350н	000FFF50н	_
External interrupt 8/U-TIMER0	44	2C	ICR28	34Сн	000FFF4Сн	_
External interrupt 9/U-TIMER1	45	2D	ICR29	348н	000FFF48н	_
External interrupt 10/U-TIMER2	46	2E	ICR30	344н	000FFF44н	_
Timebase timer overflow / U-TIMER3	47	2F	ICR31	340н	000FFF40н	_
External interrupt 11/U-TIMER4	48	30	ICR32	33Сн	000FFF3Сн	_
16-bit free-run timer	49	31	ICR33	338н	000FFF38н	_
I ² C ch.0	50	32	ICR34	334н	000FFF34н	_
I ² C ch.1	51	33	ICR35	330н	000FFF30н	_
I ² C ch.2	52	34	ICR36	32Сн	000FFF2Сн	_
I ² C ch.3	53	35	ICR37	328н	000FFF28н	_
UART3 (Reception completed)	54	36	ICR38	324н	000FFF24н	_
UART4 (Reception completed)	55	37	ICR39	320н	000FFF20н	_
UART3 (Transmission completed)	56	38	ICR40	31Сн	000FFF1Сн	_
UART4 (Transmission completed)	57	39	ICR41	318н	000FFF18н	_
External interrupt 12/Input capture 0	58	3A	ICR42	314н	000FFF14н	_
External interrupt 13/Input capture 1	59	3B	ICR43	310н	000FFF10н	_
External interrupt 14/Input capture 2	60	3C	ICR44	30Сн	000FFF0Сн	_
External interrupt 15/Input capture 3	61	3D	ICR45	308н	000FFF08н	_
Reserved for system	62	3E	ICR46	304н	000FFF04н	_
Delayed interrupt source bit	63	3F	ICR47	300н	000FFF00н	_

	Interrupt	number	Intorrunt		Address of	December
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	TBR default	Resource number
Reserved for system (used by REALOS)	64	40	_	2FСн	000FFEFCн	_
Reserved for system (used by REALOS)	65	41	_	2F8н	000FFEF8н	_
Reserved for system	66	42	_	2F4н	000FFEF4н	_
Reserved for system	67	43	_	2F0н	000FFEF0н	_
Reserved for system	68	44	-	2ЕСн	000FFEEСн	_
Reserved for system	69	45	_	2Е8н	000FFEE8н	_
Reserved for system	70	46	_	2Е4н	000FFEE4н	_
Reserved for system	71	47	_	2Е0н	000FFEE0н	_
Reserved for system	72	48	_	2DC _H	000FFEDCн	_
Reserved for system	73	49	_	2D8н	000FFED8н	_
Reserved for system	74	4A	_	2D4н	000FFED4н	_
Reserved for system	75	4B	_	2D0н	000FFED0н	_
Reserved for system	76	4C	_	2ССн	000FFECCн	_
Reserved for system	77	4D	_	2С8н	000FFEC8н	_
Reserved for system	78	4E	_	2С4н	000FFEC4н	_
Reserved for system	79	4F	_	2С0н	000FFEC0н	_
Used in INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н	_

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Rating

Parameter	Symbol	Ra	ting	Unit	Remarks
Farameter	Symbol	Min	Max	Offic	Remarks
Power supply voltage*1	V _{DDE}	Vss - 0.5	Vss + 4.0	V	*2
Power supply voltage (Internal) *1	V _{DDI}	Vss - 0.5	Vss + 2.2	V	*2
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 4.0	V	*3
Analog reference voltage*1	AV _{RH}	Vss - 0.5	Vss + 4.0	V	*3
Input voltage*1	Vı	Vss - 0.3	V _{DDE} + 0.3	V	
Analog pin input voltage*1	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage*1	Vo	Vss - 0.3	AVcc + 0.3	V	
"L" level maximum output current	loL	_	10	mA	*4
"L" level average output current	lolav	_	4	mA	*5
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	*6
"H" level maximum output current	Іон	_	-10	mA	*4
"H" level average output current	IOHAV		-4	mA	*5
"H" level total maximum output current	ΣІон	_	-50	mA	
"H" level total average output current	ΣΙομαν		-20	mA	*6
Power consumption	P□		750	mW	
Operating temperature	Та	-10	+70	°C	
Storage temperature	Тѕтс	_	+150	°C	

^{*1 :} This parameter is based on AVss = Vss = 0.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} V_{DDE} must not be lower than $V_{SS} - 0.3 \text{ V}$.

 $^{^{*}3}$: Be careful not to exceed $V_{\text{DDE}} + 0.3 \text{ V}$, for example, when power is turned on.

^{*4 :} Maximum output current determines the peak value of any one of corresponding pins.

^{*5 :} Average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.

^{*6 :} Average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.

Recommended Operating Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Va	lue	l lni4	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Dower aupply voltage	V _{DDE}	3.0	3.6	V	
Power supply voltage	V _{DDI}	1.65	1.95	V	
Analog power supply voltage	AVcc	Vss - 0.3	Vss + 3.6	V	
Analog reference voltage	AV _{RH}	AVss	AVcc	V	
Operating temperature	Та	– 10	+70	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(1) CPU

(VDDI = 1.8 V \pm 0.15 V, VDDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Devemeter	Sym-	Pin	Conditions		Value		11:4	Domonico
Parameter	bol	Pin	Conditions	Min	Тур	Max	Unit	Remarks
	VIH	D31 to D16	_	$0.7 \times V_{\text{DDE}}$	_	VDDE + 0.3	V	
"H" level input voltage	VHIS	Input ports except for D31 to D16	_	0.8 × VDDE	_	V _{DDE} + 0.3	V	Hysteresis input
	VIL	D31 to D16		Vss		$0.25 \times V_{DDE}$	V	
"L" level input voltage	VILS	Input ports except for D31 to D16	_	Vss		0.2 × V _{DDE}	V	Hysteresis input
"H" level output voltage	Vон	All output pins	$V_{DDE} = 3.0 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$	V _{DDE} - 0.5		VDDE	V	
"L" level output voltage	Vol	All output pins	V _{DDE} = 3.0 V I _{OL} = 4.0 mA	Vss	_	0.4	V	
Input leak current (High-Z output Leakage current)	lu	All input pins	VDDE = 3.6 V 0.45 V < VI < VDDE	-5	_	+5	μΑ	
Pull-up resistance	Rup	*1	V _{DDE} = 3.6 V VI = 0.45 V	12	25	100	kΩ	
Pull-down resistance	RDOWN	*2	V _{DDE} = 3.6 V VI = 3.3 V	12	25	100	kΩ	
	Icc		fc = 16.5 MHz VDDE = 3.3 V VDDI = 1.8 V	_	120	180	mA	(Multiply by 4) When operating at 66 MHz
Power supply current	Iccs	VDDE, VDDI	$\begin{array}{l} \text{fc} = 16.5 \; \text{MHz} \\ \text{V}_{\text{DDE}} = 3.3 \; \text{V} \\ \text{V}_{\text{DDI}} = 1.8 \; \text{V} \end{array}$	_	60	90	mA	at sleep
	Іссн		$Ta = +25 ^{\circ}C$ $V_{DDE} = 3.3 V$ $V_{DDI} = 1.8 V$	_	200	1000	μΑ	at stop
Input capacitance	Сін	Other than VDDE, VSS AVCC and AVSS	_	_	10	_	pF	

^{*1 :} Pins that the I/O circuit type is B and G

^{*2 :} Pins that the I/O circuit type is J

(2) USB

[1] DC characteristics


$$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$$

Parameter	Sym-	Pin	Conditions		Value		Unit	Remarks
Parameter	bol	PIII	Conditions	Min	Тур	Max	Offic	Remarks
"H" level output voltage	Vон	_	Іон = -100 μА	V _{DDE} - 0.2	_	V _{DDE}	V	
"L" level output voltage	Vol	_	IoL = 100 μA	0	_	0.2	V	
"H" level	Іон	_	Full Speed Voh = Vdde - 0.4 V	-20	_	_	mΛ	
output voltage	—		Low Speed Voh = VDDE - 0.4 V	-6	_	_	mA	
"L" level	lol	_	Full Speed VoL = 0.4 V	20	_	_	mΛ	
output voltage	IOL	_	Low Speed VoL = 0.4 V	6	_	mA		
Output Short- Circuit Current	los	_	_	_	_	300	mA	*1
Input leak current	lız		_	_	_	±5	μΑ	*2

^{*1 : &}lt; Output Short Circuit Current los >


The output short circuit current los is the maximum current that flows when the output pin is connected to VDDE or VSS pin (within the maximum rating) .

Output Short Circuit Current: The output short circuit current's value is the short-circuit current value of one terminal in one side of the differential output terminal. As this USB I/O buffer is a differential output, consider both of the pins.



*2 : < Z leak current l_{LZ} measurement >

The leak current when V_{DDE} or V_{SS} potential is impressed to bi-directional pin at high-impedance state of USB I/O buffer is the input leak current I_{LZ} .



[2] DC Characteristics

Conform to USB Specification Revision 1.1

(Vddi = 1.8 V \pm 0.15 V, Vdde = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

	Parameter	Symbol	Va	lue	Unit	Remarks	
	raiametei	Symbol	Min	Max	Oilit	Remarks	
	High (driven)	Vıн	2.0	_	V	*1	
Input Levels	Low	VIL	_	0.8	V	*1	
liliput Leveis	Differential Input Sensitivity	V _{DI}	0.2	_	V	*2	
	Common Mode Range	Vсм	8.0	2.5	V	*2	
	Low	Vol	0.0	0.3	V	*3	
Output Levels	High (driven)	Vон	2.8	3.6	V	*3	
	Differential Output Signal Voltage	Vcrs	1.3	2.0	V	*4	
	Bus Pull-Up Resistor on Upstream Port	Rpu	1.425	1.575	kΩ	$1.5 \text{ k}\Omega \pm 5\%$	
Terminations	Bus Pull-Down Resistor on Downstream Port	R _{PD}	1.425	1.575	kΩ	$1.5 \text{ k}\Omega \pm 5\%$	
	Termination Voltage for Upstream Port Pull-Up	VTERM	3.0	3.6	V	*5	

^{*1 : &}lt; Input Levels Vн and V $_{\! L}$ >

The switching-threshold voltage of the single-end-receiver in USB I/O buffer is set within the following range; V_{IL} (Max) = 0.8 V, V_{IH} (Min) = 2.0 V (TTL input standard).


And, to fall the noise sensitivity, a little hysteresis is set.

*2: < Input Levels VDI and VCM >

Reception of the USB differential data signal uses the differential-receiver.

The differential input sensitivity of the differential-receiver is 200 mV, when the difference voltage between the differential data input and local ground reference level is the following ranges; 0.8 V to 2.5 V.

The voltage range above is called the common² mode input voltage range.




*3: < Output Levels Vol and Voh >

The driver's output driving ability is set to following;

- at low state (VoL) : less than 0.3 V (vs. 3.6 V, 1.5 k Ω load)
- at high state (VoH) : more than 2.8 V (vs. ground, 1.5 k Ω load)

*4: < Output Levels Vcrs >

The cross voltage of the external differrencial output signal (D+/D-) in USB buffer is from 1.3 V to 2.0 V.



*5: < Terminations VTERM >

Pull-up voltage for the upstream port is shown.

4. AC Characteristics

(1) Clock timing ratings

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$

Davamatar	Cumbal	Pin	Condi-	Va	lue	Unit	Remarks
Parameter	Symbol	PIII	tions	Min	Max	Unit	Remarks
Clock frequency (1)	fc	X0		37.5	48	MHz	
Clock frequency (1)	IC	X1		12.5	16	MHz	Using PLL*1
Clock cycle time	t c	X0		_	20.8	ns	OSING I LL
Olock cycle time	to	X1		_	62.5	ns	
Clock frequency (2)	fc	X0 X1		10	50	MHz	Self-oscillation (1/2 division input)
Clock frequency (3)	fc	X0 X1		10	50	MHz	
Clock cycle time	t c	tc X0 X1	_	40	100	ns	At external clock
Input clock pulse width	Pwh PwL	X0 X1		16	_	ns	
Input clock rise time and fall time	tcr tcr	X0 X1			8	ns	tcr + tcf
	fcp			3.125*2	64	MHz	CPU
Internal operating clock frequency	fcpp			3.125*2	32	MHz	Peripheral
	fсрт			3.125*2	32	MHz	External bus
lateral constant	t cp			15.6	1280*2	ns	CPU
Internal operating clock cycle time	t CPP		_	31.2	1280*2	ns	Peripheral
	t CPT			31.2	1280*2	ns	External bus

^{*1:} This value is as follows;

- With USB function (MD pin = 0000B)

: 37.5 MHz to 48 MHz And using USB: fixed to 48 MHz (operation at a maximum internal speed of 64 MHz by quadrupling a self-oscillation frequency of 48 MHz via PLL of divided by 3.)


- Without USB function (MD pin = 0010_B): 12.5 MHz to 16 MHz

(operation at a maximum internal speed of 64 MHz by quadrupling a self-oscillation frequency of 16 MHz via PLL.)


*2: The values shown represent a minimum clock frequency of 12.5 MHz input at the X0 pin, using the oscillation circuit PLL and a gear ratio of 1/16.

12.5 [MHz] \times 4 (multiply) \times 1/16 (gear 1/16) = 3.125 [MHz]


• Conditions for measuring the clock timing ratings



• Operation Assurance Range








Notes: • When the PLL is used, the external clock input must fall between 12.5 MHz and 16.5 MHz.

- Set the PLL oscillation stabilization wait time longer than 500 μs.
- The internal clock gear setting should not exceed the relevant value in the table in (1) "Clock timing ratings".

(2) Clock output timing

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -10 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	Va	Unit	Remarks	
rarameter	Syllibol		tions	Min	Max	Oilit	Nemarks
Cycle time	tcyc	MCLK SYSCLK		tсрт	_	ns	*1
MCLK (SYSCLK) ↑ → MCLK (SYSCLK) ↓	t cHCL	MCLK SYSCLK	_	1/2 × tcyc – 3	1/2 × tcyc + 3	ns	*2
MCLK (SYSCLK) ↓ → MCLK (SYSCLK) ↑	tclcl	MCLK SYSCLK		$1/2 \times t$ cyc -3	$1/2 \times t$ cyc + 3	ns	*3



- *1: teye is the frequency of one clock cycle after gearing.
- *2: The following ratings are for the gear ratio set to 1. For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

$$t_{CHCL} = (1 / 2 \times 1 / n) \times t_{CYC} - 10$$

*3: The following rating are for the gear ratio set to 1.

(3) Reset and hardware standby input ratings

(VDDI = 1.8 V \pm 0.15 V, VDDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)


Parameter	Symbol	Pin	Condi- tions	Va	lue	Unit	Remarks
				Min	Max	Offic	Remarks
INIT input time (at power-on)	tur	ĪNIT		*	_	ns	
INIT input time (other than at power-on)	t intl	INII		tcp×5	_	ns	

*: INIT input time (at power-on)

FAR resonator, ceramic oscillator : $\phi \times 2^{15}$ or greater recommended

Crystal : $\phi \times 2^{21}$ or greater recommended

 ϕ : Power on \rightarrow X0/X1 period \times 2



(4-1) Normal bus access read/write operation

(VdDI = 1.8 V \pm 0.15 V, VdDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)


Doromotor	Cumbal	Pin	Condi-	Va	lue	Unit	Remarks
Parameter	Symbol	Pin	tions	Min	Max	Unit	Remarks
CS0/CS1/CS4/CS5/ CS6/CS7 setup	t cslch	MCLK/SYSCLK		3	_	ns	
CS0/CS1/CS4/CS5/ CS6/CS7 hold	tсsнсн	CS0 to CS7		3	tcyc / 2 + 6	ns	
Address setup	t asch	MCLK/SYSCLK		3	_	ns	
Address hold	t CHAX	A23 to A0		3	tcyc / 2 + 6	ns	
Valid address → Valid data input time	t avdv	A23 to A0 D31 to D16		_	3/2 × tcyc – 15	ns	*1 *2
WR0, WR1 delay time	t chwL	MCLK/SYSCLK		_	6	ns	
WR0, WR1 delay time	t chwh	WR0, WR1		_	6	ns	
WR0 , WR1 minimum pulse width	twlwh	WR0, WR1		tcyc – 3	_	ns	
Data setup $\rightarrow \overline{WRx} \uparrow$	t DSWH	WR0, WR1		t cyc	_	ns	
$\overline{\text{WRx}} \uparrow \rightarrow \text{Data hold}$ time	t whox	D31 to D16	_	5	_	ns	
RD delay time	t CHRL	MCLK/SYSCLK			6	ns	
RD delay time	t chrh	RD		_	6	ns	
RD ↓ → Valid data input time	t RLDV			_	tcyc – 15	ns	*1
Data setup → RD ↑ Time	t dsrh	RD D31 to D16		15	_	ns	
$\overline{RD} \uparrow \to Data \; hold \; time$	t RHDX			0	_	ns	
RD minimum pulse width	t rlrh	RD		tcyc – 3	_	ns	
AS setup	t aslch	MCLK/SYSCLK		3		ns	
AS hold	t ASHCH	ĀS		3		ns	_

^{*1 :} When the bus timing is delayed by automatic wait insertion or RDY input, add the time (tcyc × the number of cycles added for the delay) to this rating.

*2: The following ratings are for the gear ratio set to 1.

For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 and 1/8 for n in the following equation.

 t_{AVDV} : 3 / (2n) \times t_{CYC} - 15




(4-2) Multiplex bus access read/write operation


 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = \text{AVcc} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V}, \text{Ta} = -10 ^{\circ}\text{C to} +70 ^{\circ}\text{C})$

Parameter	Symbol Pin	Pin	Condi-	Va	lue	Unit	Remarks
rarameter	Syllibol	FIII	tions	Min	Max	Oilit	Remarks
D31 to D16 address setup time → MCLK (SYSCLK) ↑	t asch	MCLK/SYSCLK D31 to D16		3	_	ns	
MCLK (SYSCLK) ↑ → D31 to D16 address hold time	t CHAX	(address)	_	3	tcyc / 2 + 6	ns	
D31 to D16 address setup time $\rightarrow \overline{\text{AS}} \uparrow$	tasash	ĀS		12	_	ns	*
AS ↑ → D31 to D16 address hold time	t ashax	D31 to D16 (address)		teye – 3	teye + 3	ns	*

^{* :} At $\overline{CS} \to \overline{RD}/\overline{WR}$ setup extension = 1

Note: Use the same rating as normal bus interface except for this rating.






(5) Ready input timings

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = \text{AVcc} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V}, \text{Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi- tions	Va	lue	Unit	Remarks
				Min	Max		
RDY setup time → MCLK (SYSCLK) ↓	t rdys	MCLK SYSCLK RDY	_	10	_	ns	
$\begin{array}{c} MCLK\;(SYSCLK) \downarrow \to \\ RDY\;hold\;time \end{array}$	t rdyh	MCLK SYSCLK RDY	_	0	_	ns	




(6) Hold timing

(VDDI = 1.8 V \pm 0.15 V, VDDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Parameter	Symbol	Pin	Condi- tions	Val	lue	Unit	Remarks
				Min	Max		
BGRNT delay time	t CHBGL	MCLK SYSCLK		tcyc / 2 - 6	tcyc / 2 + 6	ns	
BGRNT delay time	tснвдн	BGRNT		tcyc / 2 - 6	tcyc / 2 + 6	ns	
$\begin{array}{l} \text{Pin floating} \\ \rightarrow \overline{\text{BGRNT}} \downarrow \text{time} \end{array}$	t xhal	BGRNT	_	tcyc - 10	tcyc + 10	ns	
BGRNT ↑ → Pin valid time	t hahv			tcyc - 10	tcyc + 10	ns	

Note: It takes one cycle or more from when BRQ is captured until BGRNT changes.




(7) UART timing

(VdDI = 1.8 V \pm 0.15 V, VdDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
raiametei	Syllibol	FIII	Conditions	Min	Max	Offic	IVEIIIAI KS
Serial clock cycle time	tscyc	SCK0 to SCK4		8 tcycp	_	ns	
$\begin{array}{c} SCLK \downarrow \to \\ SOUT \ delay \ time \end{array}$	tslov	SCK0 to SCK4 SOUT0 to SOUT4	Internal shift	-80	+80	ns	
Valid SIN → SCLK ↑	t ıvsh	SCK0 to SCK4 SIN0 to SIN4	clock mode	100	_	ns	
$\begin{array}{c} SCLK \uparrow \to \\ valid \; SIN \; hold \; time \end{array}$	t sнıx	SCK0 to SCK4 SIN0 to SIN4		60	_	ns	
Serial clock "H" Pulse Width	t shsl	SCK0 to SCK4		4 tcycp		ns	
Serial clock "L" Pulse Width	t slsh	SCK0 to SCK4		4 tcycp	_	ns	
$\begin{array}{c} SCLK \downarrow \to \\ SOUT \ delay \ time \end{array}$	tslov	SCK0 to SCK4 SOUT0 to SOUT4	External shift clock mode	_	150	ns	
Valid SIN → SCLK ↑	t ıvsh	SCK0 to SCK4 SIN0 to SIN4		60		ns	
$\begin{array}{c} SCLK \uparrow \to \\ valid \; SIN \; hold \; time \end{array}$	t sнıx	SCK0 to SCK4 SIN0 to SIN4		60		ns	

Notes: • Above rating is for CLK synchronous mode.

[•] tcycp indicates the peripheral clock cycle time.




(8) Timer clock Input Timing

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter				Min	Max		
Input pulse width	t тіwн t тіwL	TIN0 to TIN2	_	2 tcycp	_	ns	

Note: tcycp indicates the peripheral clock cycle time.




(9) Trigger Input Timing

(VDDI = 1.8 V \pm 0.15 V, VDDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
raiailletei				Min	Max	Offic	iveillai ka
A/D activation trigger input time	t atg	ATRG	_	5 tcycp	_	ns	


Note: tcycp indicates the peripheral clock cycle time.



(10) DMA controller timing

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -10 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

Parameter	Symbol	ymbol Pin		Va	Value		Remarks
Farameter	Syllibol	FIII	tions	Min	Max	Unit	Remarks
DREQ Input pulse width	t DRWH	DREQ0 to DREQ2		5 tcyc	_	ns	
DACK delay time	t CLDL	MCLK/SYSCLK		_	6	ns ns	
DACK delay time	t cldh	DACK0 to DACK2		_	6		
DEOP delay time	t CLEL	MCLK/SYSCLK		_	6		
DEOF delay time	t CLEH	DEOP0 to DEOP2	_	_	6	115	
IORD delay time	t clirl	MCLK/SYSCLK		_	6	ns	
TOND delay time	t clirh	WOLKSTOCK		_	6	115	
IOWR delay time	t CLIWL	MCLK/SYSCLK		_	6	ns	
TOWN delay lillle	t cliwh	WOLKSTOCK		_	6		




Note: The waveform of DACKx and DEOPx is the waveforms when the PFR register is set to FR30 compatible timing.

When the setting is chip selection timing, The delay starts from the falling edge of MCLK/SYSCLK.

(11) USB interface

(VdDI = 1.8 V \pm 0.15 V, VdDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
raiametei	Symbol	FIII	Conditions	Min	Тур	Max	Oilit	Kemarks
Input clock	X0 X1 —		48*1	40*1	- MHz	Self oscillation 2500 ppm accuracy*1		
Input clock	Tucyc	Х0	_		40		IVII IZ	External input 2500 ppm accuracy*1
Rise Time	Tutfr	UDP/ UDM	Full Speed	4	_	20	ns	*2
Fall Time	Tutff	UDP/ UDM	Full Speed	4	_	20	ns	*2
Differential Rise and Fall Timing Matching	Tutfrfm	UDP/ UDM	Full Speed	90		111.11	%	*2
Driver Output Resistance	Tuzdrv	UDP UDM	_	28	_	44	Ω	*3



- *1 : AC characteristics for USB interface conform to USB Specification Revision 1.1.
- *2 : < Driver Characteristics Tutfr, Tutff and Tutfrfm >

These are regulations of the rising / falling time of the differential data signal.

This time is defined at the time between 10% to 90% of the output signal voltage.

For full-speed buffer, Tutfr/Tutff is specified such that the Tutfr/Tutff ratio falls within $\pm 10\%$ to minimize RFI radiation.

*3: < Driver Characteristics ZDRV >

The USB Full-speed connection is done by 90 Ω ± 15% of characteristic impedance (Z0).


It is connected through the shielded twist 2-pair cable.

In this USB standard, both following conditions must be satisfied.

- The output impedance of USB Driver is from 28 Ω to 44 $\Omega.$
- To balance, discrete series resistor (Rs) is added.

The output impedance of USB I/O Buffer of this LSI is about 3 Ω to 19 Ω .

Therefore, it is necessary to add the series resistance Rs of 25 Ω to 30 Ω (recommended value 27 Ω).



(12) I2C Timing

In the master mode operation

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -10 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

,	Sym- Condition		Standar	Standard-mode		Fast-mode*3		
Parameter	bol	Condition	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	fscL		0	100	0	400	kHz	
"L" width of the SCL clock	t LOW		4.7		1.3	_	μs	
"H" width of the SCL clock	t HIGH		4.0	_	0.6	_	μs	
Bus free time between a STOP and START condition	t BUS		4.7		1.3	_	μs	
$\begin{array}{c} SCL \downarrow \to SDA \\ output \ delay \ time \end{array}$	t DLDAT		_	5 × M*1	_	5 × M*1	ns	
Set-up time for a repeated START condition SCL↑ → SDA↓	t susta	$R = 1 \text{ k}\Omega$, $C = 50 \text{ pF}^{*4}$	4.7		0.6	_	μs	
Hold time (repeated) START condition SDA↓ → SCL↓	t HDSTA	·	4.0	_	0.6	_	μs	The first clock pulse is generated afterword.
Set-up time for STOP condition $SCL^{\uparrow} \rightarrow SDA^{\uparrow}$	t susto		4.0	_	0.6	_	μs	
Data input hold time (vs.SCL↓)	t hddat		2 × M*1	_	2 × M*1	_	μs	
Data input set-up time (vs.SCL↑)	t sudat		250	_	100*2		ns	

^{*1:} M = Resource clock cycle (ns)

^{*2:} To use high-speed mode I²C bus device for standard mode I²C bus system, it must satisfy the request condition (tsudat = 250 ns). If a device does not extend "L" period of the SCL signal, the following data must be output to the SDA line before 1250 ns (SCL line is opened, equal to SDA, SCL rise Max time + tsudata).

^{*3:} To use it exceeding 100kHz, the resource clock is set to 6MHz or more.

^{*4:} R and C is the pull-up resistor and the load capacity for SCL and SDA output lines respectively.

In the slave mode operation

(VdDI = 1.8 V \pm 0.15 V, VdDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Parameter	Sym-	Condition	Standar	d-mode	Fast-n	node*3	Unit	Remarks
Parameter	bol	Condition	Min	Max	Min	Max	Omit	Remarks
SCL clock frequency	fscL		0	100	0	400	kHz	
"L" width of the SCL clock	t LOW		4.7	_	1.3	_	μs	
"H" width of the SCL clock	t HIGH		4.0	_	0.6	_	μs	
$\begin{array}{c} SCL \downarrow \to SDA \\ output \ delay \ time \end{array}$	t DLDAT		_	5 × M*1	_	5 × M*1	ns	
Bus free time between a STOP and START condition	t BUS		4.7	_	1.3	_	μs	
Data input hold time (vs.SCL↓)	t hddat	$R = 1 k\Omega$,	2 × M*1	_	2 × M*1	_	μs	
Data input set-up time (vs.SCL↑)	t sudat	C = 50 pF*4	250		100*2		ns	
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta		4.7		0.6		μs	
Hold time for a repeated START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t HDSTA		4.0	_	0.6	_	μs	The first clock pulse is generated afterword.
Set-up time for STOP condition $SCL^{\uparrow} \rightarrow SDA^{\uparrow}$	t susto		4.0	_	0.6	—	μs	

^{*1:} M = Resource clock cycle (ns)

^{*2:} To use high-speed mode I²C bus device for standard mode I²C bus system, it must satisfy the request condition (tsudat = 250 ns). If a device does not extend "L" period of the SCL signal, the following data must be output to the SDA line before 1250 ns (SCL line is opened, equal to SDA, SCL rise Max time + tsudata).


^{*3:} To use it exceeding 100kHz, the resource clock is set to 6MHz or more.

^{*4:} R and C is the pull-up resistor and the load capacity for SCL and SDA output lines respectively.

(13) SDRAM Timing

(VDDI = 1.8 V \pm 0.15 V, VDDE = AVCC = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Parameter	Symbol Pin	Condi-	Va	lue	Unit	Remarks	
Parameter	Symbol	Pin	tions	Min	Max		Remarks
Output clock cycle time	tcycsd			_	32	MHz	
"H" level clock pulse width	t chsd	MCLK		12		ns	
"L" level clock pulse width	tclsd			12	_	ns	
MCLK $\uparrow \rightarrow$ output delay time	t odsdcke	MCLKE		_	15	ns	
Output hold time	t ohsdcke	WICEKE		2	_	ns	
$MCLK \uparrow \to output \ delay \ time$	todsdras	SRAS		_	15	ns	
Output hold time	t ohsdras	SINAS		2	_	ns	
$MCLK \uparrow \to output \; delay \; time$	todsdcas	SCAS			15	ns	
Output hold time	t ohsdcas	30/3		2	_	ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdwe	SWR		_	15	ns	
Output hold time	tohsdwe	SWK		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	topspcs	CS6		_	15	ns	
Output hold time	tonsdcs	CS7		2	_	ns	
MCLK $\uparrow \rightarrow$ output delay time	t odsda	A00 to A15		_	15	ns	
Output hold time	t ohsda	A00 to A13		2	_	ns	
MCLK $\uparrow \rightarrow$ output delay time	todsddqm	DQMUU		_	15	ns	
Output hold time	t ohsddqm	DQMUL		2	_	ns	
$MCLK \uparrow \to output \; delay \; time$	todsdd	D16 to D31			15	ns	
Output hold time	tohsdd	7 0 10 10 031		2	_	ns	
Data input setup time	tissdd	D16 to D31		15	_	ns	
Data input hold time	t ihsdd	ונים טו טו ט		2		ns	



5. Electrical Characteristics for the A/D Converter

(VDDI = 1.8 V \pm 0.15 V, VDDE = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0 V, Ta = -10 °C to +70 °C)

Devementer	Comple of	Pin		- Unit		
Parameter	Symbol	Pin	Min	Тур	Max	Oilit
Resolution		_	_	_	10	BIT
Total error	_	_			± 5.5	LSB
Nonlinear error		_	_	_	± 3.5	LSB
Differential linear error		_	_	_	± 2.0	LSB
Zero transition voltage	Vот	AN0 to AN9	-4.0	_	+6.0	LSB
Full-transition voltage	V _{FST}	AN0 to AN9	AVRH – 5.5	_	AVRH+3.0	LSB
Conversion time	_	_	8.18*1	_	_	μs
Analog port input current	Iain	AN0 to AN9	_	0.1	10	μΑ
Analog input voltage	Vain	AN0 to AN9	AVSS	_	AVRH	V
Reference voltage	_	AVRH	AVSS	_	AVCC	V
Power supply current	lΑ	AVCC		3.6	_	mA
Power supply current	Іан	AVCC			10*2	μΑ
Reference voltage supply current	IR	AVRH		600	_	μΑ
Therefore voltage supply culterit	lпн	AVNII	_	_	10*2	μΑ
Variation between channels	_	AN0 to AN9	_	_	5	LSB

^{*1 :} For $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, machine clock = 32 MHz


Notes: • The relative error increases as AVRH becomes smaller.


• If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.

^{*2 :} Current when A/D converter not operating ($V_{DDE} = AV_{CC} = AV_{RH} = 3.6 \text{ V}, V_{DDI} = 1.95 \text{ V}$)

About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.
 And if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.





About the error
 The accuracy gets worse as | AVRH–AVss | becomes smaller.


Definition of A/D Converter Terms

- Resolution
 - Analog variation that is recognized by an A/D converter.
- · Linearity error

The deviation between the actual conversion characteristics and a straight line connecting the device's zero transition point ("0000000000" $\leftarrow \rightarrow$ "0000000001") and full scale transition point ("111111111").

• Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



Linear error in digital output N =
$$\frac{V_{NT} - \{ 1LSB \times (N-1) + V_{OT} \}}{1LSB}$$
 [LSB]

Differential linear error in digital output $N = \frac{V(N+1)T - VNT}{1LSB}$ [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022} [V]$$


$$1LSB' = \frac{AV_{RH} - AV_{RL}}{1024} [V] (Ideal value)$$

N : A/D converter digital output value


 V_{OT} : A voltage at which digital output transitions from (000) $_{\text{H}}$ to (001) $_{\text{H}}$. V_{FST} : A voltage at which digital output transitions from (3FE) $_{\text{H}}$ to (3FF) $_{\text{H}}$. V_{NT} : A voltage at which digital output transitions from (N $_{\text{H}}$) to N.

Total error

This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.




■ EXAMPLE CHARACTERISTICS



Note: Not including USB I/O


(Continued)



Note: Not including USB I/O

(Continued)






Note: Not including USB I/O

■ ORDERING INFORMATION

Part number	Package	Remarks
MB91305PMC	176-pin plastic LQFP (FPT-176P-M07)	

■ PACKAGE DIMENSION



The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.