8-bit Proprietary Microcontroller

CMOS

F2MC-8L MB89860/850 Series

MB89865/867/P867/W867 MB89855/857/P857/W857/T855

■ DESCRIPTION

The MB89860/850 series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip, microcontrollers.

In addition to the F²MC-8L CPU core which can operate at low voltage but at high speed, the microcontrollers contain a variety of peripheral functions such as a timer unit, PWM timers, a UART, a serial interface, a 10-bit A/D converter, and an external interrupt.

The MB89860/850 series is applicable to a wide range of applications from welfare products to industrial equipment, including portable devices.

*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES


Various package options

QFP package (80 pins): MB89860 SDIP package (64 pins): MB89850

High-speed processing at low voltage
 Minimum execution time: 0.4 μs/3.5 V, 0.8 μs/2.7 V

(Continued)

■ PACKAGE



(Continued)

• F2MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

• 8-bit PWM timers: 2 channels Also usable as a reload timer

• UART

Full-duplex double buffer

Synchronous and asynchronous data transfer

• 8-bit serial I/O

Switchable transfer direction allows communication with various equipment.

• 10-bit A/D converter

Conversion time: 13.2 µs

Activation by an external input or a timer unit capable

• External interrupt: 4 channels

Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

• Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)

Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

· Bus interface functions

Including hold and ready functions

• Timer unit

Outputs non-overlap three-phase waveforms to control an AC inverter motor.

Also usable as a PWM timer (4 channels)

■ PRODUCT LINEUP

Part number Parameter	MB89855 MB89T855	MB89865	MB89857	MB89867	MB89P857 MB89W857	MB89P867 MB89W867	
Classification	Mass production products (mask ROM products) One-time PROM pruduct EPROM products, also used for evaluation						
ROM size	(internal m Note: In MB89	an be used but	_	< 8 bits nask ROM)	32 K > (internal PROM programming N purpose EPRO programmer)	with general-	
RAM size	512 ×	8 bits		1 K ×	8 bits		
CPU functions	Instruc Instruc Data b Minimu	er of instruction tion bit length: tion length: it length: um execution ti pt processing t	8 bit 1 to 1, 8, me: 0.4 µ				
Ports	Input ports: Output ports (N-ch open drain): 8 (All also serve as peripherals) I/O ports (N-ch open drain): 15 (MB89860 series only) Output ports (CMOS): 8 (All also serve as bus control pins) I/O ports (CMOS): 32 (All also serve as bus pins or peripherals) Total: 68 (53 pins for MB89850 series)						
Timer unit	10-bit up/down count timer × 1 Compare registers with buffer × 4 Compare timer unit clear register with buffer × 1 Zero detection pin control 4 output channels Non-overlap three-phase waveform output Independent three-phase dead-time timer						
8-bit PWM timer 1, 8-bit PWM timer 2	8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 μs to 25.6 μs) 8-bit resolution PWM operation (conversion cycle: 102 μs to 6.528 ms)						
UART	8 bits Clock synchronous/asynchronous data transfer capable						
8-bit serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)						
10-bit A/D converter	10-bit resolution \times 8 channels A/D conversion time: 13.2 μ s Continous activation by a compare channel 0 in timer unit or an external activation capable						
External interrupt	4 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge selectability. Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)						
Standby modes			Sleep mode	e, stop mode			
Process			CM	IOS			
Operating voltage*		2.7 V t	o 6.0 V		2.7 V t	o 5.5 V	

^{*:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89855 MB89T855 MB89857 MB89P857	MB89W857	MB89865 MB89867 MB89P867	MB89W867
DIP-64P-M01	0	×	×	×
DIP-64C-A06	×	0	×	×
FPT-80P-M06	×	×	0	×
FPT-80C-A02	×	×	×	0

○ : Available ×: Not available

Note: For more information about each package, see section "
Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTPROM (one-time PROM) products (also used for evaluation), verify its differences from the product that will actually be used.

Take particular care on the following point:

• The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

When operated at low speed, the product with an OTPROM or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same.

3. Mask Options


In the MB89P857/W857/P867/W867/T855, no option can be set.


Before using options check section "■ Mask Options."

Take particular care on the following point:

• A pull-up resistor can be set for P00 to P07, P10 to P17 and P20 to P27 only at single-chip mode.

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin	no.		Circuit		
SH-DIP*1	QFP*2	Pin name	type	Function	
30	13	X0	А	Crystal oscillator pins (10 MHz)	
31	14	X1			
28	11	MOD0	В	Operating mode selection pins	
29	12	MOD1		Connect directly to Vcc or Vss.	
27	16	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".	
56 to 49	40 to 33	P00 /AD0 to P07/AD7	D	General-purpose I/O ports When an external bus is used, these ports function as multiplex pins of lower address output and data I/O.	
48 to 41	32 to 25	P10 /A08 to P17/A15	D	General-purpose I/O ports When an external bus is used, these ports function as upper address output.	
40	24	P20/BUFC	F	General-purpose output port When an external bus is used, this port can also be used as a buffer control output.	
39	23	P21/HAK	F	General-purpose output port When an external bus is used, this port can also be used as a hold acknowledge output.	
38	22	P22/HRQ	D	General-purpose output port When an external bus is used, this port can also be used as a hold request input.	
37	21	P23/RDY	D	General-purpose output port When an external bus is used, this port functions as a ready input.	
36	20	P24/CLK	F	General-purpose output port When an external bus is used, this port functions as a clock output.	
35	19	P25/WR	F	General-purpose output port When an external bus is used, this port functions as a write signal output.	
34	18	P26/RD	F	General-purpose output port When an external bus is used, this port functions as a read signal output.	
33	17	P27/ALE	F	General-purpose output port When an external bus is used, this port functions as an address latch signal output.	
2	48	P30/SCK1	E	General-purpose I/O port Also serves as the clock I/O for the UART. This port is a hysteresis input type.	

^{*1:} DIP-64P-M01, DIP-64C-A06

^{*2:} FPT-80P-M06, FPT-80C-A02

(Continued)

Pin	no.	Pin name	Circuit	Function
SH-DIP*1	QFP*2	- Pin name	type	Function
1	47	P31/SO1	E	General-purpose I/O port Also serves as the data output for the UART. This port is a hysteresis input type.
63	46	P32/SI1	E	General-purpose I/O port Also serves as the data input for the UART. This port is a hysteresis input type.
62	45	P33/SCK2	E	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O. This port is a hysteresis input type.
61	44	P34/SO2	E	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O. This port is a hysteresis input type.
60	43	P35/SI2	E	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is a hysteresis input type.
59	42	P36/PTO1	E	General-purpose I/O port Also serves as the pulse output for the 8-bit PWM timer 1 This port is a hysteresis input type.
58	41	P37/PTO2	E	General-purpose I/O port Also serves as the pulse output for the 8-bit PWM timer 2 This port is a hysteresis input type.
10	63	P40/RTO0	E	General-purpose I/O port Also serves as the pulse output for the timer unit. This port is a hystereisis input type.
9, 8, 7	62, 61, 60	P41/RTO1/U, P42/RTO2/V, P43/RTO3/W	E	General-purpose I/O ports Also serve as the pulse output for the timer unit or a non- overlap three-phase waveform output. These ports are a hysteresis input type.
6, 5, 4	59, 57, 56	P44/X, P45/Y, P46/Z	E	General-purpose I/O ports Also serve as a non-overlap three-phase output. These ports are a hysteresis input type.
3	54	P47/TRGI	E	General-purpose I/O port Also serves as the trigger input for the timer unit. This port is a hysteresis input type.
11 to 18	69 to 76	P50/AN0 to P57/AN7	Н	N-ch open-drain output ports Also serve as the analog input for the A/D converter.
26 to 24	53 to 51	P60/INT0 to P62/INT2	I	General-purpose input ports Also serve as an external interrupt input. These ports are a hysteresis input type.
23	50	P63/INT3/ ADST	I	General-purpose input port Also serves as an external interrupt input and as the activation trigger input for the A/D converter. This port is a hysteresis input type.

^{*1:} DIP-64P-M01, DIP-64C-A06


^{*2:} FPT-80P-M06, FPT-80C-A02

Pin	no.	Din name	Circuit	Frantian
SH-DIP*1	QFP*2	Pin name	type	Function
22	49	P64/DTTI	I	General-purpose input port Also serves as a dead-time timer disable input. This port is a hysteresis input type. DTTI input is with a noise canceller.
_	10 to 4	P70 to P76	G	N-ch open-drain I/O ports These ports are a hysteresis input type.
_	3 to 1, 80, 68 to 65	P80 to P87	G	N-ch open-drain I/O ports These ports are a hysteresis input type.
64	55	Vcc	_	Power supply pin
32, 57	15, 58	Vss	_	Power supply (GND) pins
19	77	AVcc	_	A/D converter power supply pin
20	78	AVR	_	A/D converter reference voltage input pin
21	79	AVss	_	A/D converter power supply (GND) pin Use this pin at the same voltage as Vss.
_	64	N.C.	_	Internally connected pin Be sure to leave it open.

^{*1:} DIP-64P-M01, DIP-64C-A06

^{*2:} FPT-80P-M06, FPT-80C-A02

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	P-ch N-ch	 CMOS output Pull-up resistor optional (Mask ROM products) At a pull-up resistor of approximately 50 kΩ/5.0 V
G	R P-ch P-ch N-ch	 N-ch open-drain output Hysteresis input Pull-up resistor optional (Mask ROM products) At a pull-up resistor of approximately 50 kΩ/5.0 V
Н	P-ch N-ch Analog input	N-ch open-drain output Analog input
I	R O	 Hysteresis input Pull-up resistor optional (Mask ROM products) At a pull-up resistor of approximately 50 kΩ/5.0 V

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V_{CC} and V_{SS}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pin open.

5. Power Supply Voltage Fluctuations

Although $V_{\rm CC}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that $V_{\rm CC}$ ripple fluctuations (P-P value) will be less than 10% of the standard $V_{\rm CC}$ value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P867/W867/P857/W857


The MB89P867/W867/P857/W857 are an OTPROM version of the MB89860/850 series.

1. Features

- 32-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM


In EPROM mode, the MB89P867/W867/P857/W857 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000_H to 7FFF_H (note that addresses 8000_H to FFFF_H while operating as a single chip assign to addresses 0000_H to 7FFF_H in EPROM mode.)
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm² is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000 μ W/cm² for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.


It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure time will be much longer than with UV source at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

7. EPROM Programmer Socket Adapter

Package	Compatible socket adapter				
DIP-64P-M01	ROM-64SD-28DP-8L*				
FPT-80P-M01	ROM-80QF-28DP-8L2				

^{* :} Connect the adapter jumper pin to Vss when using. Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89860/850 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89860/850 series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	, I	†
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.


C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89860/850 series. The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



■ I/O MAP

Address	Read/write	Register name	Register description		
00н	(R/W)	PDR0	Port 0 data register		
01н	(W)	DDR0	Port 0 data direction register		
02н	(R/W)	PDR1	Port 1 data register		
03н	(W)	DDR1	Port 1 data direction register		
04н	(R/W)	PDR2	Port 2 data register		
05н	(W)	BCTR	External bus pin control register		
06н			Vacancy		
07н			Vacancy		
08н	(R/W)	STBC	Standby control register		
09н	(W)	WDTC	Watchdog timer control register		
0Ан	(R/W)	TBTC	Time-base timer control register		
0Вн		,	Vacancy		
0Сн	(R/W)	PDR3	Port 3 data register		
0Dн	(W)	DDR3	Port 3 data direction register		
0Ен	(R/W)	PDR4	Port 4 data register		
0Fн	(W)	DDR4	Port 4 data direction register		
10н	(R/W)	PDR5	Port 5 data register		
11н			Vacancy		
12н	(R)	PDR6	Port 6 data register		
13н			Vacancy		
14н	(R/W)	PDR7	Port 7 data register		
15н			Vacancy		
16н	(R/W)	PDR8	Port 8 data register		
17н to 1Вн			Vacancy		
1Сн	(R/W)	CTR1	PWM control register 1		
1Dн	(W)	CMR1	PWM compare register 1		
1Ен	(R/W)	CTR2	PWM control register 2		
1F _H	(W)	CMR2	PWM compare register 2		
20н	(R/W)	SMC	UART serial mode control register		
21н	(R/W)	SRC	UART serial rate control register		
22н	(R/W)	SSD	UART serial status/data register		
23н	(R/W)	SIDR/SODR	UART serial data register		
24н	(R/W)	SMR	Serial mode register		
25н	(R/W)	SDR	Serial data register		

(Continued)

Address	Read/write	Register name	Register description	
26н	(R/W)	EIC1	External interrupt control register 1	
27н	(R/W)	EIC2	External interrupt control register 2	
28н	(R/W)	ADC1	A/D converter control register 1	
29н	(R/W)	ADC2	A/D converter control register 2	
2Ан	(R)	ADDH	A/D converter data register (H)	
2Вн	(R)	ADDL	A/D converter data register (L)	
2Сн			Vacancy	
2Dн	(W)	ZOCTR	Zero detection output control register	
2Ен	(W)	CLRBRH	Compare clear buffer register (H)	
2Fн	(W)	CLRBRL	Compare clear buffer register (L)	
30н	(R/W)	TCSR	Timer control status register	
31н	(R/W)	CICR	Compare interrupt control register	
32н	(R/W)	TMCR	Timer mode control register	
33н	(R/W)	COER	Compare/port selection register	
34н	(R/W)	CMCR	Compare buffer mode control register	
35н	(R/W)	DTCR	Dead-time timer control register	
36н	(W)	DTSR	Dead-time setting register	
37н	(R/W)	OCTBR	Output control buffer register	
38н	(W)	OCPBR0H	Output compare buffer register 0 (H)	
39н	(W)	OCPBR0L	Output compare buffer register 0 (L)	
ЗАн	(W)	OCPBR1H	Output compare buffer register 1 (H)	
3Вн	(W)	OCPBR1L	Output compare buffer register 1 (L)	
3Сн	(W)	OCPBR2H	Output compare buffer register 2 (H)	
3Dн	(W)	OCPBR2L	Output compare buffer register 2 (L)	
3Ен	(W)	OCPBR3H	Output compare buffer register 3 (H)	
3Fн	(W)	OCPBR3L	Output compare buffer register 3 (L)	
40н to 7Вн			Vacancy	
7Сн	(W)	ILR1	Interrupt level setting register 1	
7Dн	(W)	ILR2	Interrupt level setting register 2	
7Ен	(W)	ILR3 Interrupt level setting register 3		
7Fн			Vacancy	

Notes: • Do not use vacancies.

[•] When a read-modify-write instruction (such as bit set) is used to access a write-only register or a register containing a write-only bit, a bit designated by the instruction will have a predetermined value. However, a write-only bit included, if any, in bits not defined by the instruction will cause a malfunction. So no access to the register should be tried with any read-modefy-write instruction.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Min.	Max.	Ullit	itellial K3	
Power supply voltage	Vcc AVcc	Vss - 0.3	Vss + 7.0	V	*	
A/D converter reference input voltage	AVR	Vss - 0.3	Vss + 7.0	V	AVR must not exceed AVcc + 0.3 V.	
Program voltage	V _{PP}	Vss - 0.3	13.0	V	MOD1 pins of MB89P867/ W867 and MB89P857/W857	
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V		
Output voltage	Vo	Vss - 0.3	Vss + 0.3	V		
"L" level maximum output current	loL	_	20	mA		
"L" level average output current	lolav1	_	4	mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P76, P80 to P87	
	lolav2	_	15	mA	P40 to P47	
"L" level total average output current	Σ lolav1	_	30	mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P76, P80 to P87	
	Σ lolav2	_	50	mA	P40 to P47	
"H" level maximum output current	Іон	_	-20	mA		
"H" level average output current	І онаv	_	-4	mA		
"H" level total maximum output current	ΣІон	_	-20	mA		
Power consumption	PD	_	300	mW		
Operating temperature	TA	-40	+85	°C		
Storage temperature	Tstg	- 55	+150	°C		

^{*:} Use AVcc and Vcc set at the same voltage.

Take care so that AV $_{\text{CC}}$ does not exceed V $_{\text{CC}}$, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Syllibol	Min.	Min. Max.		Remarks
		2.7*	6.0*	V	Normal operation assurance range* MB89867/865, MB89857/855
Power supply voltage	Vcc AVcc	2.7*	5.5*	V	Normal operation assurance range* MB89P867/W867, MB89P857/W855/T855
		1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	0.0	AVcc	V	
Operating temperature	TA	-40	+85	°C	

^{*:} These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."

Note: Connect the MOD0 and MOD1 pins to Vcc or Vss.




Figure 1 Operating Voltage vs. Clock Operating Frequency

3. DC Characteristics

 $(AVcc = Vcc = +5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, TA = -40^{\circ}C \text{ to } +85^{\circ}C)$

		D:	0 1111		Value			
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input	VIH	P00 to P07, P10 to P17, P22, P23	_	0.7 Vcc	_	Vcc + 0.3	V	
voltage	Vihs	RST, P30 to P37, P40 to P47, P60 to P64, P70 to P76, P80 to P87	_	0.8 Vcc	_	Vcc + 0.3	V	
"L" level input	VIL	P00 to P07, P10 to P17, P22, P23	_	Vss - 0.3	_	0.3 Vcc	٧	
voltage	VILS	RST, P30 to P37, P40 to P47, P60 to P64, P70 to P76, P80 to P87	_	Vss - 0.3	_	0.2 Vcc	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47	Iон = -2.0 mA	2.4	_	_	V	
"L" level output voltage	V _{OL1}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P76, P80 to P87	IoL = 1.8 mA	_	_	0.4	V	
V _{OL2}		P40 to P47	IoL = 15 mA	_	_	1.5	V	
Input leackage current	Іш	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, P70 to P76, P80 to P87, MOD0, MOD1	0.0 V < Vı < Vcc	_	_	±5	μΑ	
Pull-up resistance	Rpull	RST	Vı = 0.0 V	25	50	100	kΩ	With pull- up resistor
	lcc		Fc = 10 MHz Normal operation mode (External clock)	_	15	18	mA	
Power supply current	Iccs	Vcc	Fc = 10 MHz Sleep mode (External clock)	_	6	8	mA	
	Іссн		Stop mode T _A = +25°C	_	_	10	μА	
	la	AVcc	Fc = 10 MHz, when A/D conversion is activated	_	6	_	mA	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz	_	10	_	pF	


4. AC Characteristics

(1) Reset Timing

$$(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol	Condition	Min.	Max.	Oilit	Remarks	
RST "L" pulse width	t zlzh	_	16 txcyL*	_	ns		

^{*:} txcyL is the oscillation cycle (1/Fc) to input to the X0 pin.




(2) Power-on Reset

$$(AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raidilietei	Symbol Condition		Min.	Max.	Oille	iveillai ka	
Power supply rising time	t R		_	50	ms	Power-on reset function only	
Power supply cut-off time	toff	_	1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time.


If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

$$(AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Max.	Ullit	Remarks
Clock frequency	Fc	X0, X1		1	10	MHz	
Clock cycle time	txcyL	Λυ, Λι		100	1000	ns	
Input clock pulse width	Pwh PwL	X0	_	20	_	ns	External clock
Input clock rising/falling time	tcr tcr	XU		_	10	ns	External clock




(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/F c	μs	$t_{\text{inst}} = 0.4~\mu s$ when operating at Fc = 10 MHz

(5) Recommended Resonator Manufacturers

Sample Application of Piezoelectric Resonator (FAR Series)




*: Fujitsu Acoustic Resonator C1 = C2 = 20 pF±8 pF (built-in FAR)

FAR part number (built-in capacitor type)	Frequency	Initial deviation of FAR frequency (T _A = +25°C)	Temperature characteristics of FAR frequency (T _A = -25°C to +60°C)
FAR-C4CB-08000-M02	8.00 MHz	±0.5%	±0.5%
FAR-C4CB-10000-M02	10.00 MHz	±0.5%	±0.5%

Inquiry: FUJITSU LIMITED

Sample Application of Ceramic Resonator



Resonator manufacturer*	Resonator	Frequency	C1 (pF)	C2 (pF)	R (k Ω)
Kyocora Corporation	KBR-7.68MWS	7.68 MHz	33	33	_
Kyocera Corporation	KBR-8.0MWS	8.0 MHz	33	33	_
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.0 MHz	30	30	_

Inquiry: Kyocera Corporation

AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

AVX Limited

European Sales Headquarters: TEL 44-1252-770000

• AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 852-363-3303


Murata Mfg. Co., Ltd.

- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

(6) Clock Output Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol Pin		Pin Condition		lue	Unit	Remarks	
	Syllibol	FIII	Condition	Min.	Max.	Ollic	Remarks	
Cycle time	tcyc	CLK	Load condition: 50 pF	200	_	ns	txcyL × 2 at 10 MHz oscillation	
$CLK \uparrow \to CLK \downarrow$	t cHCL	CLK		30	100	ns	Approx. tcyc/2 at 10 MHz oscillation	




(7) Bus Read Timing

 $(Vcc = +5.0 V\pm 10\%, Fc = 10 MHz, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Doromotor	Symbol	Pin	Condition	Value (10 MHz)	Unit	Remarks
Parameter	Symbol	PIN	Condition	Min.	Max.	Unit	Remarks
Valid address \rightarrow $\overline{\text{RD}}$ \downarrow time	tavrl	RD, A15 to A08, AD7 to AD0		1/4 t _{inst} * – 64 ns	_	ns	
RD pulse width	t rlrh	RD		1/2 tinst* - 20 ns	_	ns	
Valid address → data read time	tavdv	AD7 to AD0, A15 to A08		_	1/2 t inst*	ns	No wait
$\overline{RD} \downarrow \to data \; read \; time$	tRLDV	RD, AD7 to AD0		_	1/2 t _{inst} * - 80 ns	ns	No wait
$\overline{RD} \uparrow \to data \; hold \; time$	t RHDX	AD7 to AD0, RD	Load condition: 50 pF	0	_	ns	
$\overline{RD} \uparrow \to ALE \uparrow time$	t RHLH	RD, ALE		1/4 tinst* - 40 ns	_	ns	
$\overline{\text{RD}} \! \uparrow \rightarrow \text{address invalid time}$	t RHAX	RD, A15 to A08		1/4 tinst* - 40 ns	_	ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	t RLCH	RD, CLK		1/4 tinst* - 60 ns	_	ns	
$CLK \downarrow \rightarrow \overline{RD} \uparrow time$	tclrh	RD, CLK		0	_	ns	
$\overline{RD} \downarrow \to BUFC \downarrow time$	t RLBL	RD, BUFC		-5	_	ns	
BUFC ↑ → valid address time	t BHAV	A15 to A08, AD7 to AD0, BUFC		5	_	ns	

^{*:} For information on t_{inst}, see "(4) Instruction Cycle."




(8) Bus Write Timing

 $(Vcc = +5.0 V\pm 10\%, Fc = 10 MHz, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Cumbal	Pin	Condition	Value (1	10 MHz)	Unit	Remarks
Parameter	Symbol	PIN	Condition	Min.	Max.	Unit	Remarks
$Valid\ address \to ALE\ \downarrow time$	t avll	AD7 to AD0,		1/4 tinst*1 - 64 ns	_	ns	
$\begin{array}{c} ALE \downarrow time \to address \\ invalid \ time \end{array}$	tLLAX	ALE, A15 to A08		5	_	ns	
$Valid\;address\to\;\overline{WR}{\downarrow}\;time$	tavwl	WR, ALE		1/4 t _{inst} *1 – 60 ns	_	ns	
WR pulse width	twlwh	WR		1/2 tinst*1 - 20 ns	_	ns	
Write data $\rightarrow \overline{\text{WR}} \uparrow \text{time}$	t DVWH	AD7 to AD0, WR	Load condition:	1/2 tinst*1 - 60 ns	_	ns	
$\overline{ m WR} \uparrow ightarrow$ address invalid time	twhax	WR, A15 to A08		1/4 t _{inst} *1 – 40 ns	_	ns	
$\overline{ m WR} \uparrow ightarrow$ data hold time	twhox	AD7 to AD0, WR		1/4 t _{inst} *1 – 40 ns	_	ns	
$\overline{WR} \uparrow \to ALE \uparrow time$	twhlh	WR, ALE		1/4 t _{inst} *1 – 40 ns	_	ns	
$\overline{WR} \downarrow \to CLK \uparrow time$	twlch	WR, CLK		1/4 t _{inst} *1 – 60 ns	_	ns	
$CLK \downarrow \to \overline{WR} \uparrow time$	tclwh	WK, CLK		0	_	ns	
ALE pulse width	t LHLL	ALE		txcyl - 35 ns*2	_	ns	
$ALE \downarrow \to CLK \uparrow time$	t llch	ALE, CLK		txcyl - 35 ns*2		ns	

^{*1:} For information on t_{inst}, see "(4) Instruction Cycle."

^{*2:} These characteristics are also applicable to the bus read timing.




(9) Ready Input Timing

 $(Vcc = +5.0 V\pm 10\%, Fc = 10 MHz, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
raiailletei	Syllibol	FIII	Condition	Min.	Max.		Remarks
RDY valid \rightarrow CLK \uparrow time	tүvсн	RDY,	Load condition: 50 pF	60	_	ns	*
$CLK \uparrow \to RDY invalid time$	t chyx	CLK		0	_	ns	*

^{*:} These characteristics are also applicable to the read cycle.




(10) UART and Serial I/O Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol Pin		Condition	Val	lue	Unit	Remarks
Parameter	Syllibol	PIII	Condition	Min.	Max.	Ullit	Remarks
Serial clock cycle time	tscyc	SCK1,SCK2		2 tinst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to SO1 \ time \\ SCK2 \downarrow \to SO2 \ time \end{array}$	tslov	SCK1, SO1 SCK2, SO2	Internal shift clock mode Load condition: 50 pF	-200	200	ns	
Valid SI1 \rightarrow SCK1 ↑ Valid SI2 \rightarrow SCK2 ↑	tivsh	SI1, SCK1 SI2, SCK2		1/2 t inst*	_	μs	
$\begin{array}{c} SCK1 \uparrow \to valid \; SI1 \; hold \; time \\ SCK2 \uparrow \to valid \; SI2 \; hold \; time \end{array}$	tshix	SCK1, SI1 SCK2, SI2	30 pr	1/2 t inst*	_	μs	
Serial clock "H" pulse width	t shsl	SCK1, SCK2		1 tinst*	_	μs	
Serial clock "L" pulse width	t slsh	SUNT, SUNZ		1 tinst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to SO1 \ time \\ SCK2 \downarrow \to SO2 \ time \end{array}$	tslov	SCK1, SO1 SCK2, SO2	External shift clock mode Load	0	200	ns	
Valid SI1 \rightarrow SCK1 ↑ Valid SI2 \rightarrow SCK2 ↑	tivsh	SI1, SCK1 SI2, SCK2	condition: 50 pF	1/2 t inst*	_	μs	
$\begin{array}{c} SCK1 \uparrow \to valid \; SI1 \; hold \; time \\ SCK2 \uparrow \to valid \; SI2 \; hold \; time \end{array}$	t sнıx	SCK1, SI1 SCK2, SI2		1/2 t _{inst} *	_	μs	

^{*:} For information on tinst, see "(4) Instruction Cycle."




(11) Peripheral Input Timing

($V_{CC} = +5.0$	V+10%.	AVss = Vs	s = 0.0 V	$T_A = -40^{\circ}C$	to +85°C)

Parameter	Symbol	Pin TRGI, DTTI, ADST, INT0 to INT3	Condition	Value		Unit	Remarks
raiailletei				Min.	Max.	Offic	Nemarks
Peripheral input "H" pulse width 1	tılıH1		Load condition: 50 pF	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t _{IHIL1}			2 tinst*	_	μs	

*: For information on tinst, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = +3.5 \text{ V to } +6.0 \text{ V}, Fc = 10 \text{ MHz}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks	
raiametei				Min.	Тур.	Max.	Unit	Keiliaiks	
Resolution				_	_	10	bit		
Linearity error				_	_	±2.0	LSB		
Differential linearity error				_	_	±1.5	LSB		
Total error				_	_	±3.0	LSB		
Zero transition voltage	Vот	AN0 to AN7		AVcc = Vcc	AVss – 1.5	AVss + 0.5	AVss + 2.5	LSB	
Full-scale transition voltage	V _{FST}			AVR – 3.5	AVR – 1.5	AVR + 0.5	LSB		
Interchannel disparity				_	_	4	LSB		
A/D mode conversion time	_ _		_	_	33 tinst*	_	μs		
Analog port input current	Iain	AN0 to	_	_	_	10	μΑ		
Analog input voltage		AN7	_	0	_	AVR	V		
Reference voltage	ipply I _R AVR		_	0	_	AVcc	V		
Reference voltage supply current			AVR = 5.0 V	_	200	_	μА		

^{*:} For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."


(1) A/D Glossary

- Resolution
 - Analog changes that are identifiable with the A/D converter
- Linearity error


The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1111" \leftrightarrow "11 1111 1110") from actual conversion characteristics

- Differential linearity error
 - The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error

The total error indicates the difference between the actual value and theoretical value. This error is caused by the zero transition error, full-scale transition error, linearity error, quantization, and noise.



(Continued)




(2) Precautions

· Input impedance of the analog input pins

The A/D converter used for the MB89860/850 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for fifteen instruction cycles after activation A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω).

Note that if the impedance connot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.





• Error

The smaller the | AVR – AVss |, the greater the error would become relatively.


■ EXAMPLE CHARACTERISTICS

- (1) "L" Level Output Voltage (P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P76, and P80 to P87)
- (2) "L" Level Output Voltage (P40 to P47)







(3) "H" Level Output Voltage (P00 to P07, P10 to P17, P20 to P27, P30 to P37, and P40 to P47)




(4) Pull-up Resistance




(5) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(6) "H" Level Input Voltage/"L" level Input Voltage (Hysteresis Input)



(7) Operating Supply Current vs. Frequency





(8) Operating Supply Current vs. Vcc



(9) Sleep Power Supply Current vs. Frequency

(10) Sleep Power Supply Current vs. Vcc





■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
			$((X) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EPA	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EPA	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dΗ	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dΗ	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dΗ	++	C6
,			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dΗ	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (A)$, $(AL) \leftarrow (A)$	AL	AH	dΗ	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dΗ	++	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	_	_	dΗ		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,İX	2	1	$(A) \leftarrow (IX)$	_	_	dΗ		F2
MOVW SPA	2	1	$(\hat{SP}) \leftarrow (\hat{A})$	_	_	_		E1
MOVW A,SP	2	1	$(A) \leftarrow (\hat{SP})$	_	_	dΗ		F1
MOV @A,T	3	1	$(A) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), (A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir) : b \leftarrow 0	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		FO
1	_		(· ·) · (· · ·)		1			. 0

<sup>Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics</sup> are written. (Reverse arrangement of F²MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	- .	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_		++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_			C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 toDF
DECW EP	3	1	(EP) ← (EP) – 1	_	_	_		D3
DECW IX DECW A	3	1	$(IX) \leftarrow (IX) - 1$	_	_	- -		D2
MULU A	19	1	$(A) \leftarrow (A) - 1$	_	_	dH dH	++	D0 01
DIVU A	21	1	$(A) \leftarrow (AL) \times (TL)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	uL	_	dH	++R-	63
ORW A	3	1	$ \begin{array}{l} (A) \leftarrow (A) \land (T) \\ (A) \leftarrow (A) \lor (T) \end{array} $		_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \vee (1)$ $(A) \leftarrow (A) \vee (T)$		_	dH	++R-	53
CMP A	2	1	$(TL) \leftarrow (A) \vee (T)$ (TL) - (AL)		_	ui i	++++	12
CMPW A	3	1	(T) - (AL) (T) - (A)	_	_		++++	13
RORC A	2	1	, , , ,	_			++-+	03
INONO A		'	\rightarrow C \rightarrow A \rightarrow				++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	-	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ((ÉP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) - (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	_	_	_	+ + R -	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	_	_	_	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	_	+ + R -	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \ \forall \ (\ (EP) \)$	_	_	_	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ ((IX) + off)$	_	_	_	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \ \forall \ (Ri)$	_	_	_	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \wedge (TL)$	_	_	_	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	_	_	_	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	++R-	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R -	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((ÉP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	_	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	2	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If $N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then $PC \leftarrow PC + rel$	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

■ INSTRUCTION MAP

		1														
ш	MOVW A,PC	MOVW A,SP	MOWW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC rel	BC rel	BP rel	BN rel	BNZ rel	BZ rel	BGE rel	BLT rel
ш	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
۵	DECW A	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW @IX+d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
ပ	INCW A	INCW SP	INCW IX	INCW	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
æ	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
∢	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX+d,#d8	CMP @EP;#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
80	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND A	ANDW	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
5	POPW A	POPW IX	XOR A	XORW	XOR A,#d8	XOR A,dir	XOR A,@IX+d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
3	RETI	CALL addr16	SUBC A	SUBCW A	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC	ADDCW	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
1	SWAP	DIVU A	CMP A	CMPW	CMP A,#d8	CMP A,dir	CMP A,@IX+d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	MON	MULU	ROLC A	RORC	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
H/7	0	1	2	က	4	2	9	7	8	6	4	Δ	ပ	۵	ш	L

■ MASK OPTIONS (MB89855/857/865/867)

Option type	Option selection	Remarks			
Power-on reset	0: Without power-on reset 1: With power-on reset	_			
Initial value of oscillation stabilization delay time	0: 2 ¹⁸ /Fc (s) (Crystal oscillator) 1: 2 ¹⁴ /Fc (s) (Ceramic oscillator)	Selects the initial value of the OSCS bit in the STBC register during power-on reset.			
Reset pin output	Without reset output With reset output	_			
Pull-up resistor at port pin P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, P70 to P76, P80 to P87	1: Without pull-up resistor 0: With pull-up resistor	 Can be set per pin. P70 to P76, and P80 to P87 are used in the MB89860 series only. P00 to P07, P10 to P17, and P20 to P27 with a pull-up resistor can be set only for single-chip mode. 			


■ STANDARD OPTION LIST


Part number Parameter	MB89P857/W857/ P867/W867/T855
Power-on reset	Available
Initial value of oscillation stabilization delay time	2 ¹⁸ /Fc (s)
Output at reset pin	Available
Pull-up resistor at port pin	Not available


■ ORDERING INFORMATION


Part number	Package	Remarks
MB89865PF MB89867PF MB89P867PF	80-pin Plastic QFP (FPT-80P-M06)	
MB89855P-SH MB89T855P-SH MB89857P-SH MB89P857P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89W867CF	80-pin Ceramic QFP (FPT-80C-A02)	ES level only
MB89W857C-SH	64-pin Ceramic SH-DIP (DIP-64C-A06)	ES level only

■ PACKAGE DIMENSIONS









FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F9606

© FUJITSU LIMITED Printed in Japan