ASSP

Dual Serial Input PLL Frequency Synthesizer

MB15F78UL

DESCRIPTION

The Fujitsu MB15F78UL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2600 MHz and a 1200 MHz prescalers. A 32/33 or a 64/65 for the 2600 MHz prescaler, and a 16/17 or a 32/33 for the 1200 MHz prescaler can be selected for the prescaler that enables pulse swallow operation.

The BiCMOS process is used, as a result a supply current is typically 4.5 mA at 2.7 V. The supply voltage range is from 2.4 V to 3.6 V. A refined charge pump supplies well-balanced output current with 1.5 mA and 6 mA selectable by serial date. The data format is the same as the previous one MB15F08SL, MB15F78SP. Fast locking is achieved for adopting the new circuit.

The new package (BCC20) decreases a mount area of MB15F78UL more than 30% comparing with the former BCC16 (for dual PLL).


MB15F78UL is ideally suited for wireless mobile communications, such as GSM and PCS.

FEATURES

- High frequency operation : RX synthesizer : 2600 MHz Max.
 - : TX synthesizer : 1200 MHz Max.
- Low power supply voltage
- : Vcc = 2.4 to 3.6 V
- Ultra low power supply current : Icc = 4.5 mA Typ.

 $(V_{CC} = V_P = 2.7 V, Ta = +25 °C, SW_{TX} = SW_{RX} = 0, in TX/RX locking state)$ (Continued)

PACKAGES



(Continued)


• Direct power saving function : Power supply current in power saving mode

Typ. 0.1 μ A (Vcc = Vp = 2.7 V, Ta = +25°C)

Max. 10
$$\mu$$
A (Vcc = Vp = 2.7 V)

- Software selectable charge pump current : 1.5 mA/6.0 mA Typ.
- Dual modulus prescaler : 2600 MHz prescaler (32/33 or 64/65) /1200 MHz prescaler (16/17 or 32/33)
- 23-bit shift register
- Serial input binary 14-bit programmable reference divider : R = 3 to 16,383
- Serial input programmable divider consisting of :
 - Binary 7-bit swallow counter : 0 to 127
 - Binary 11-bit programmable counter : 3 to 2,047
- Built-in high-speed tuning, low-noise phase comparator, current-switching type constant current circuit
- On-chip phase control for phase comparator
- · On-chip phase comparator for fast lock and low noise
- Built-in digital locking detector circuit to detect PLL locking and unlocking
- Operating temperature : Ta = -40 to $+85 \degree$ C
- Serial data format compatible with MB15F08SL


PIN ASSIGNMENTS



■ PIN DESCRIPTION

Pin no.		Din neme	1/0	Descriptions		
TSSOP	BCC	Pin name	I/O	Descriptions		
1	19	OSCIN	I	The programmable reference divider input pin. TCXO should be connected with an AC coupling capacitor.		
2	20	GND		Ground pin for OSC input buffer and the shift register circuit.		
3	1	fin⊤x	I	Prescaler input pin for the TX-PLL. Connection to an external VCO should be via AC coupling.		
4	2	Xfin⊤x	I	Prescaler complimentary input pin for the TX-PLL section. This pin should be grounded via a capacitor.		
5	3	GNDTX	—	Ground pin for the TX-PLL section.		
6	4	Vсстх		Power supply voltage input pin for the TX-PLL section (except for the charge pump circuit), the oscillator input buffer and the shift register.		
7	5	Ρ	I	Power saving mode control pin for the TX-PLL section. This pin must be set at "L" when the power supply is started up. (Open is prohibited.) $PS_{TX} =$ "H"; Normal mode/ $PS_{TX} =$ "L"; Power saving mode		
8	6	Vртх	—	Power supply voltage input pin for the TX-PLL charge pump.		
9	7	Dотx	0	Charge pump output pin for the TX-PLL section.		
10	8	LD/fout	0	Lock detect signal output (LD) /phase comparator monitoring output (fout) .The output signal is selected by LDS bit in the serial data. LDS bit = "H" ; outputs fout signal/LDS bit = "L" ; outputs LD signal		
11	9	Dorx	0	Charge pump output pin for the RX-PLL section.		
12	10	Vp _{RX}		Power supply voltage input pin for the RX-PLL charge pump.		
13	11	PSrx	I	Power saving mode control pin for the RX-PLL section. This pin must be set at "L" when the power supply is started up. (Open is prohibited.) $PS_{RX} =$ "H"; Normal mode/ $PS_{RX} =$ "L"; Power saving mode		
14	12	Vccrx		Power supply voltage input pin for the RX-PLL section (except for the charge pump circuit)		
15	13	GNDRX	_	Ground pin for the RX-PLL section		
16	14	Xfin _{RX}	I	Prescaler complimentary input pin for the RX-PLL section. This pin should be grounded via a capacitor.		
17	15	fin _{RX}	I	Prescaler input pin for the RX-PLL. Connection to an external VCO should be via AC coupling.		
18	16	LE	I	Load enable signal input pin (with the schmitt trigger circuit) When LE is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.		
19	17	Data	I	Serial data input pin (with the schmitt trigger circuit) Data is transferred to the corresponding latch (TX-ref. counter, TX-prog. counter, RX-ref.counter, RX-prog.counter) according to the control bit in a serial data.		
20	18	Clock	I Clock input pin for the 23-bit shift register (with a schmitt trigger circuit) One bit of data is shifted into the shift register on a rising edge of the clo			

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Para	motor	Symbol	Rat	Unit	
Fala	Parameter		Min.	Max.	Onic
Rower augely velt	200	Vcc	-0.5	4.0	V
Power supply volta	age	Vp	Vcc	4.0	V
Input voltage		Vı	-0.5	Vcc + 0.5	V
	LD/fout	Vo	GND	Vcc	V
Dutput voltage Dorx, Dorx		Vdd	GND	Vp	V
Storage temperature		Tstg	-55	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value	Unit	Remarks	
Farameter	Symbol	Min.	Тур.	Max.	Onit	Nemarks
Power oupply veltage	Vcc	2.4	2.7	3.6	V	Vccrx = Vcctx
Power supply voltage	Vp	Vcc	2.7	3.6	V	
Input voltage	Vı	GND		Vcc	V	
Operating temperature	Та	-40		+85	°C	

Note : • VCCRX, VpRX, VCCTX and VpTX must supply equal voltage.

Even if either RX-PLL or TX-PLL is not used, power must be supplied to VCCRX, VpRX, VCCTX and VpTX to keep them equal.

It is recommended that the non-use PLL is controlled by power saving function.

- Although this device contains an anti-static element to prevent electrostatic breakdown and the circuitry has been improved in electrostatic protection, observe the following precautions when handling the device.
 - When storing and transporting the device, put it in a conductive case.
 - Before handling the device, confirm the (jigs and) tools to be used have been uncharged (grounded) as well as yourself. Use a conductive sheet on working bench.
 - Before fitting the device into or removing it from the socket, turn the power supply off.
 - When handling (such as transporting) the device mounted board, protect the leads with a conductive sheet.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(Vcc = 2.4 V to 3.6 V, Ta = $-40 \degree C$ to $+85 \degree C$)

Description					Value		Unit
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
		Ісстх * ¹	finтx = 910 MHz Vccтx = Vpтx = 2.7 V	1.1	1.7	2.4	mA
Power supply current		ICCRX *1	finrx = 2500 MHz V _{CCRX} = Vprx = 2.7 V	1.8	2.8	3.9	mA
Power saving current		IPSTX	$PS_{TX} = PS_{RX} = "L"$	—	0.1 * ²	10	μΑ
rower saving current		IPSRX	$PS_{TX} = PS_{RX} = ``L''$	—	0.1 * ²	10	μΑ
	fin⊤x *³	fin⊤x	TX PLL	100		1200	MHz
Operating frequency	fin _{RX} *3	fin _{RX}	RX PLL	400		2600	MHz
	OSCIN	fosc	_	3		40	MHz
	fin⊤x	Pfin⊤x	TX PLL, 50 Ω system	-15		+2	dBm
Input sensitivity	fin _{RX}	Pfin _{RX}	RX PLL, 50 Ω system	-15		+2	dBm
	OSCIN	Vosc	_	0.5		Vcc	VP-P
"H" level input voltage	Data,	Vih	Schmitt trigger input	0.7 Vcc + 0.4			V
"L" level input voltage	LE, Clock	VIL	Schmitt trigger input	—		0.3 Vcc - 0.4	V
"H" level input voltage	Ρ	Vін	—	0.7 Vcc		—	V
"L" level input voltage	PS _{RX}	VIL		—		0.3 Vcc	V
"H" level input current	Data LE	I ін *4	—	-1.0		+1.0	μΑ
"L" level input current	Clock PStx PSrx	I I∟ *4	_	-1.0		+1.0	μA
"H" level input current	000	Ін	_	0		+100	μA
"L" level input current	OSCIN	I⊫ *4	_	-100	_	0	μA
"H" level output voltage	LD/fout	Vон	$V_{CC} = Vp = 2.7 V,$ $I_{OH} = -1 mA$	Vcc - 0.4			V
"L" level output voltage		Vol	$V_{CC} = Vp = 2.7 V, I_{OL} = 1 mA$			0.4	V
"H" level output voltage	Dotx	Vdoh	$\label{eq:Vcc} \begin{array}{l} V_{\text{CC}} = Vp = 2.7 \ \text{V}, \\ I_{\text{DOH}} = -0.5 \ \text{mA} \end{array}$	Vp – 0.4			V
"L" level output voltage	Dorx	Vdol	$\label{eq:Vcc} \begin{array}{l} V_{\text{CC}} = Vp = 2.7 \ \text{V}, \\ I_{\text{DOL}} = 0.5 \ \text{mA} \end{array}$	_		0.4	V
High impedance cutoff current	Dotx Dorx	IOFF	$\label{eq:Vcc} \begin{array}{l} V_{\text{CC}} = Vp = 2.7 \ \text{V} \\ V_{\text{OFF}} = 0.5 \ \text{V} \ \text{to} \ \text{Vp} - 0.5 \ \text{V} \end{array}$			2.5	nA
"H" level output current	LD/fourt	І он *4	Vcc = Vp = 2.7 V			-1.0	mA
"L" level output current	LD/fout	lo∟	Vcc = Vp = 2.7 V	1.0			mA

(Continued)

(Continued)

Parameter		Symbol	Condit	ion			Unit	
Falameter		Symbol	Condit		Min.	Тур.	Max.	Unit
"H" level output current	Do тx *8	І дон *4	$V_{CC} = Vp = 2.7 V,$ $V_{DOH} = Vp / 2,$	CS bit = "H"	-8.2	-6.0	-4.1	mA
	Dorx	IDOH	Ta = +25 °C	CS bit = "L"	-2.2	-1.5	-0.8	mA
"L" level output current	Do тx *8		$V_{CC} = Vp = 2.7 V,$ $V_{DOL} = Vp / 2,$	CS bit = "H"	4.1	6.0	8.2	mA
	Dorx	IDOL	Ta = +25 °C	CS bit = "L"	0.8	1.5	2.2	mA
	IDOL/IDOH	І домт * ⁵	$V_{DO} = Vp / 2$			3		%
Charge pump	vs Vdo	DOVD *6	$0.5~V \leq V_{\text{DO}} \leq Vp$	– 0.5 V	—	10		%
current rate vs Ta		Idota *7	$\begin{array}{l} -40 \ ^{\circ}C \leq Ta \leq +8 \\ V_{DO} = Vp \ / \ 2 \end{array}$	5 °C,		5		%

(Vcc = 2.4 V to 3.6 V, Ta = -40 °C to +85 °C)

*1 : Conditions ; fosc = 12.8 MHz, Ta = +25 °C, SW = "L" in locking state.

*2 : $V_{CCTX} = V_{PTX} = V_{CCRX} = V_{PRX} = 2.7 \text{ V}$, fosc = 12.8 MHz, Ta = +25 °C, in power saving mode. PSTX = PSRX = GND

 $V{\scriptscriptstyle I\!H}=V{\scriptscriptstyle CC}, \ V{\scriptscriptstyle I\!L}=GND \ (at \ CLK, \ Data, \ LE)$


*3 : AC coupling. 1000 pF capacitor is connected under the condition of Min. operating frequency.

*4 : The symbol "--" (minus) means the direction of current flow.

*5 : Vcc = Vp = 2.7 V, Ta = +25 °C (||I₃| - |I₄||) / [(|I₃| + |I₄|) / 2] × 100 (%)

*6 : $V_{CC} = V_p = 2.7 \text{ V}$, Ta = +25 °C [(||I₂| - ||I₁|) / 2] / [(|I₁| + |I₂) / 2] × 100 (%) (Applied to both IDOL and IDOH)

*7 : $V_{CC} = V_p = 2.7 V$, [|| $I_{DO (+85 \circ C)}| - |I_{DO (-40 \circ C)}|| / 2$] / [| $I_{DO (+85 \circ C)}| + |I_{DO (-40 \circ C)}| / 2$] × 100 (%) (Applied to both I_{DOL} and I_{DOH}) *8 : When Charge pump current is measured, set LDS = "L", T1 = "L" and T2 = "H".



FUNCTIONAL DESCRIPTION

1. Pulse swallow function

 $f_{VCO} = [(P \times N) + A] \times f_{OSC} \div R$

- fvco : Output frequency of external voltage controlled oscillator (VCO)
- P : Preset divide ratio of dual modulus prescaler (16 or 32 for TX-PLL, 32 or 64 for RX-PLL)
- N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$, A < N)
- fosc : Reference oscillation frequency (OSCIN input frequency)
- R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

2. Serial Data Input

The serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of TX/RX-PLL sections, programmable reference dividers of TX/RX-PLL sections are controlled individually. The serial data of binary data is entered through Data pin.

On rising edge of Clock, one bit of the serial data is transferred into the shift register. On a rising edge of load enable signal, the data stored in the shift register is transferred to one of latches depending upon the control bit data setting.

	The programmable reference counter for the TX-PLL	The programmable reference counter for the RX-PL	The programmable counter and the swallow counter for the TX-PLL	The programmable counter and the swallow counter for the RX-PLL
CN1	0	1	0	1
CN2	0	0	1	1

(1) Shift Register Configuration

• Pr	Programmable Reference Counter																					
Ļ	(LSB) Data Flow (MSB)																					
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
CN1	CN2	T1	T2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	CS	Х	Х	Х	Х
	CS : Charge pump current select bit R1 to R14 : Divide ratio setting bits for the programmable reference counter (3 to 16,383) T1, 2 : LD/fout output setting bit CN1, 2 : Control bit X : Dummy bits (Set "0" or "1")																					
	N	ote :	Dat	ta inp	out w	ith N	ISB	first.														

• Pr	Programmable Counter																					
V	—— (L	SB)							Dat	a Flo	w			*					(MSI	B) –		
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
CN1	CN2	LDS	SW TX/RX	FC TX/RX	A1	A2	A3	A4	A5	A6	A7	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11
	A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)																					
	A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047) LDS : LD/fout signal select bit																					
	S	WTX/R	< :	Divid	e rat	tio se	etting	g bit	for t	he p	resc	aler	(TX	: SV	/тх, F	RX :	SWR	x)				
	F	CTX/RX	:	Phas	e co	ntrol	bit f	or th	ne pl	nase	det	ecto	r (T)	X : F	Стх,	RX :	FCF	ex)				
	CN1, 2 : Control bit																					
	Note : Data input with MSB first.																					

(2) Data setting

Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•
•	٠	•	•	•	•	•	٠	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note : Divide ratio less than 3 is prohibited.

Binary 11-bit Programmable Counter Data Setting

Divide ratio	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note : Divide ratio less than 3 is prohibited.

Binary 7-bit Swallow Counter Data Setting

Divide ratio	A7	A6	A5	A4	A3	A2	A1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
•	٠	٠	٠	•	٠	•	•
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

• Prescaler Data Setting

Divide ratio	SW = "H"	SW = "L"
Prescaler divide ratio TX-PLL	16/17	32/33
Prescaler divide ratio RX-PLL	32/33	64/65

Charge Pump Current Setting

Current value	CS
±6.0 mA	1
±1.5 mA	0

LD/fout output Selectable Bit Setting

LD/fout	pin state	LDS	T1	T2
LD output		0	0	0
		0	1	0
		0	1	1
fout output	fr⊤x	1	0	0
	fr _{RX}	1	1	0
	fртх	1	0	1
	fр _{RX}	1	1	1

Phase Comparator Phase Switching Data Setting

Phase comparator input	FC = "H"	FC = "L"
	Dotx/Dorx	Do tx /Do rx
fr > fp	Н	L
fr < fp	L	Н
fr = fp	Z	Z

Z : High-impedance

Depending upon the VCO and LPF polarity, FC bit should be set.

(1) VCO polarity FC = "H" (2) VCO polarity FC = "L" VCO Output Frequency = VCO Output Frequency = VCO Output Frequency = VCO Output VOItage → Max.Note : Give attention to the polarity for using active type LPF.

3. Power Saving Mode (Intermittent Mode Control Circut)

Status	PSTx/PSRx pins
Normal mode	Н
Power saving mode	L

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pins low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.


For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.

Setting the PS pins high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.

To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.


Notes: • When power (Vcc) is first applied, the device must be in standby mode, $PS_{TX} = PS_{RX} = Low$, for at least 1 µs.




• PS pins must be set at "L" at Power-ON

4. Serial data input timing


Divide ratio setting is performed through a serial interface using the Data pin, Clock pin, and LE pin. Setting data is read into the shift register at the rise of the Clock signal, and transferred to a latch at the rise of the LE signal. The following diagram shows the data input timing.



PHASE COMPARATOR OUTPUT WAVEFORM




- LD output becomes high when phase error is twL or less and continues to be so for three cycles or more.
- two and two depend on OSCIN input frequency as follows. two $\geq 2/\text{fosc}$: e.g. two ≥ 156.3 ns when fosc = 12.8 MHz two $\leq 4/\text{fosc}$: e.g. two ≤ 312.5 ns when fosc = 12.8 MHz




■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSC_{IN})

■ TYPICAL CHARACTERISTICS


1. fin input sensitivity




2. OSC_{IN} input sensitivity




3. Do output current (RX PLL)




4. Do output current (TX PLL)




5. fin input impedance




6. OSC_{IN} input impedance






(Continued)

(Continued)



■ APPLICATION EXAMPLE




USAGE PRECAUTIONS


- (1) VCCRX, VPRX, VCCTX and VPTX must be equal voltage. Even if either RX-PLL or TX-PLL is not used, power must be supplied to VCCRX, VPRX, VCCTX and VPTX to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
- (2) To protect against damage by electrostatic discharge, note the following handling precautions : -Store and transport devices in conductive containers.
 - -Use properly grounded workstations, tools, and equipment.
 - -Turn off power before inserting or removing this device into or from a socket.
 - -Protect leads with conductive sheet, when transporting a board mounted device.

ORDERING INFORMATION

Part number	Package	Remarks
MB15F78ULPFT	20-pin, plastic TSSOP (FPT-20P-M06)	
MB15F78ULPVA 20-pad, plastic BCC (LCC-20P-M05)		



25



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0106 © FUJITSU LIMITED Printed in Japan