Features





2.4W, Single-Supply, Class G Power Amplifier

General Description

The MAX9730 features a mono Class G power amplifier with an integrated inverting charge-pump power supply. The charge pump can supply up to 500mA of peak output current over a 2.7VDC to 5.5VDC supply voltage range, guaranteeing up to 2.4W output power into an 8Ω load. The 2.4W output power allows for transient audio content to remain unclipped as the battery rail collapses over time.

The MAX9730 maximizes battery life by offering highperformance efficiency. Maxim's proprietary output stage provides efficiency levels greater than Class AB devices without the EMI penalties commonly associated with Class D amplifiers. High efficiency allows the MAX9730 to be packaged in a UCSP™ package without derating the output power handling capability.

The device utilizes fully differential inputs and outputs, comprehensive click-and-pop suppression, shutdown control, and soft-start circuitry. The MAX9730 is fully specified over the -40°C to +85°C extended temperature range and is available in ultra-small, lead-free, 20-bump UCSP (2mm x 2.5mm) and 28-pin TQFN (4mm x 4mm) packages.

Applications

MP3 Players Personal Media Players Handheld Gamina Consoles

Cell Phones **Smartphones Notebook Computers** ♦ 2.7V to 5.5V Operation

- ♦ Integrated Charge-Pump Power Supply
- ♦ 63% Efficiency (VCC = 5V, POUT = 1W)
- ♦ 2.4W Output Power into 8Ω at Vcc = 3.3V
- ♦ Up to 2.4W Instantaneous Output Power into 8Ω
- **♦ Clickless/Popless Operation**
- **♦ Small Thermally Efficient Packages** 2mm x 2.5mm 20-Bump UCSP 4mm x 4mm 28-Pin TQFN

Ordering Information


PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX9730EBP+T*	-40°C to +85°C	20 UCSP-20	B20-7
MAX9730ETI	-40°C to +85°C	28 TQFN-EP**	T2844-1

⁺Denotes lead-free package.

Typical Application Circuit/Functional Diagram and Pin Configurations appear at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

Simplified Block Diagram



Maxim Integrated Products 1

T = Tape and reel.

^{*}Future product—contact factory for availability.

^{**}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

(Voltages with respect to GND	0.)
V _{CC} , CPV _{DD}	0.3V to +6V
PV _{SS} , SV _{SS}	6V to +0.3V
CPGND	0.3V to +0.3V
OUT+, OUT	($SV_{SS} - 0.3V$) to ($V_{CC} + 0.3V$)
IN+, IN-, FB+, FB	0.3V to (V _{CC} + 0.3V)
C1N	$(PV_{SS} - 0.3V)$ to $(CPGND + 0.3V)$
C1P(0	CPGND - $0.3V$) to (CPV _{DD} + $0.3V$)
FS, SHDN	0.3V to (V _{CC} + 0.3V)
Continuous Current Into/Out o	f
OUT+, OUT-, VCC, GND, SV	SS800mA
CPV _{DD} , CPGND, C1P, C1N,	PVss800mA
	20mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
20-Bump UCSP (derate 10.3mW/°C above +70°C	
28-Pin TQFN (derate 20.8mW/°C above +70°C)	1667mW
Operating Temperature Range40	°C to +85°C
Storage Temperature Range65°	C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) Reflow	+235°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, GND = CPGND = 0V, R_{IN+} = R_{IN-} = 10k\Omega, R_{FB+} = R_{FB-} = 10k\Omega, R_{FS} = 100k\Omega, C1 = 4.7\mu F, C2 = 10\mu F$; speaker load resistors (R_L) are terminated between OUT+ and OUT-, unless otherwise stated; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
GENERAL							
Supply Voltage Range	Vcc	Inferred from PSRR test	2.7		5.5	V	
Quiescent Current	Icc			8	12	mA	
Chip Power Dissipation	P _{DISS}	$V_{OUT} = 2.8V_{RMS}$, $f = 1kHz$, $R_L = 8\Omega$		0.9		W	
Shutdown Current	ISHDN	SHDN = GND		0.3	5	μΑ	
Turn-On Time	ton	Time from shutdown or power-on to full operation		50		ms	
Input DC Bias Voltage	V _{BIAS}	IN_ inputs	1.1	1.24	1.4	V	
Charge-Pump Oscillator	f	I _{LOAD} = 0mA (slow mode)	55	83	110	kHz	
Frequency (Slow Mode)	fosc	I _{LOAD} > 100mA (normal mode)	230	330	430	KIIZ	
Maximum Capacitive Load	CL			200		рF	
CLIDAL locality Threehold (Note 2)		VIH	1.4			V	
SHDN Input Threshold (Note 3)		V _{IL}			0.4]	
SHDN Input Leakage Current					±1	μΑ	
SPEAKER AMPLIFIER							
Output Offset Voltage	V/00	$T_A = +25^{\circ}C$		±3	±15	mV	
Output Offset Voltage	Vos	TMIN = TA = TMAX			±20	IIIV	
Common-Mode Rejection Ratio	CMRR	f _{IN} = 1kHz (Note 4)		68		dB	
Click-and-Pop Level	VCP	Peak voltage into/out of shutdown A-weighted, 32 samples per second (Notes 5, 6)		-52		dBV	

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, GND = CPGND = 0V, R_{IN+} = R_{IN-} = 10k\Omega, R_{FB+} = R_{FB-} = 10k\Omega, R_{FS} = 100k\Omega, C1 = 4.7\mu F, C2 = 10\mu F;$ speaker load resistors (RL) are terminated between OUT+ and OUT-, unless otherwise stated; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS		
Voltage Gain	Ay	(Notes 4, 7)	(Notes 4, 7)		12	12.5	dB	
			$V_{CC} = 5V$		2.4			
Continuous Output Power	Pour	THD+N = 1%, f = 1kHz,	$V_{CC} = 4.2V$		1.67		\/p. 10	
	Pout	$R_L = 8\Omega$	$V_{CC} = 3.6V$		1.25		V _{RMS}	
			$V_{CC} = 3.0V$		8.0			
	ļ		$V_{CC} = 5V$		7.1		<u> </u>	
		f = 1kHz, 1% THD+N,	$V_{CC} = 4.2V$		5.9			
		$Z_L = 1\mu F + 10\Omega$	$V_{CC} = 3.6V$		5.1		W	
Output Voltage	.,		$V_{CC} = 3.0V$		4.2			
	Vouт	$f = 10kHz$, 1% THD+N, $Z_L = 1\mu F + 10\Omega$, no load	$V_{CC} = 5V$		6.5			
			$V_{CC} = 4.2V$		5.4			
			V _C C = 3.6V		4.7			
			V _C C = 3.0V		3.8			
		$V_{CC} = 2.7V \text{ to } 5.5V$		63	77			
Power-Supply Rejection Ratio		f = 217Hz, 200mV _{P-P} ripp		77		1		
(Note 4)	PSRR	f = 1kHz, 200mV _{P-P} ripple		77		dB		
		f = 20kHz, 200mV _{P-P} ripp	58			1		
Total Harmonic Distortion Plus	THD+N	$R_L = 8\Omega$, $V_{OUT} = 1$ kHz / 400			0.007		%	
Noise	I HD+N	$R_L = 8\Omega$, $V_{OUT} = 1$ kHz /		0.12		7 %		
Signal-to-Noise Ratio	SNR	V _{OUT} = 0.5W, inputs to G A-weighted		95		dB		
Dynamia Panga	DR	(Note 0)	22Hz to 22kHz		96		dD	
Dynamic Range	טת	(Note 9)	A-weighted		99		dB	

- Note 1: All devices are 100% production tested at room temperature. All temperature limits are guaranteed by design.
- **Note 2:** Testing performed with resistive and inductive loads to simulate an actual speaker load. For dynamic speakers, $R_L = 8\Omega$, $68\mu H$.
- Note 3: Designed for 1.8V logic.
- Note 4: R_{IN} and R_{FB} have 0.5% tolerance.
- **Note 5:** Amplifier inputs AC-coupled to GND.
- **Note 6:** Testing performed at room temperature with 8Ω resistive load in series with 68μH inductive load connected across BTL output for speaker amplifier. Mode transitions are controlled by SHDN. Vcp is the peak output transient expressed in dBV.
- Note 7: Voltage gain is defined as: [V_{OUT+} V_{OUT-}] / [V_{IN+} V_{IN-}].
- Note 8: Mode A tone burst tested at full amplitude for one cycle and half amplitude for nine cycles. Mode B tone burst tested at full amplitude for three cycles and half amplitude for seven cycles. Full amplitude is defined as 1% THD+N at full battery (V_{CC} = 4.2V). Electrical Characteristics table targets must be met at THD+N = 1% for one cycle (Mode A) and THD+N < 5% for three cycles (Mode B).
- **Note 9:** Dynamic range is calculated by measuring the RMS voltage difference between a -60dBFS output signal and the noise floor, then adding 60dB. Full scale is defined as the output signal needed to achieve 1% THD+N.


Typical Operating Characteristics


 $(V_{CC}=CPV_{DD}=\overline{SHDN}=3.6V,~GND=CPGND=0V,~R_{IN+}=R_{IN-}=10k\Omega,~R_{FB+}=R_{FB-}=10k\Omega,~R_{FS}=100k\Omega,~C1=4.7\mu F,~C2=10\mu F,~R_L=8\Omega;~speaker~load~resistors~(R_L)~are terminated between OUT+ and OUT-, unless otherwise stated; TA = T_{MIN}~to~T_{MAX},~unless otherwise noted. Typical values are at T_A = +25°C.)~(Notes 1, 2)$





Typical Operating Characteristics (continued)


 $(V_{CC}=CPV_{DD}=\overline{SHDN}=3.6V, GND=CPGND=0V, R_{IN+}=R_{IN-}=10k\Omega, R_{FB+}=R_{FB-}=10k\Omega, R_{FS}=100k\Omega, C1=4.7\mu F, C2=10\mu F, R_L=8\Omega; speaker load resistors (R_L) are terminated between OUT+ and OUT-, unless otherwise stated; T_A=T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A=+25°C.) (Notes 1, 2)$













Typical Operating Characteristics (continued)

 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, GND = CPGND = 0V, R_{IN+} = R_{IN-} = 10k\Omega, R_{FB+} = R_{FB-} = 10k\Omega, R_{FS} = 100k\Omega, C1 = 4.7\mu F, C2 = 10\mu F, R_L = 8\Omega$; speaker load resistors (R_L) are terminated between OUT+ and OUT-, unless otherwise stated; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)





Pin Description

PI	N	NANG	FUNCTION
TQFN	UCSP	NAME	FUNCTION
1	B2	SHDN	Shutdown
2, 5, 6, 8, 11, 17, 19, 23, 25, 28	_	N.C.	No Connection. No internal connection.
3	A2	C1P	Charge-Pump Flying Capacitor, Positive Terminal. Connect a 4.7µF capacitor between C1P and C1N.
4	A3	CPV _{DD}	Charge-Pump Positive Supply
7	A4	FB-	Negative Amplifier Feedback
9	A5	IN-	Negative Amplifier Input
10	B5	IN+	Positive Amplifier Input
12	B4	FB+	Positive Amplifier Feedback
13	C5	FS	Charge-Pump Frequency Set. Connect a $100k\Omega$ resistor from FS to GND to set the charge-pump switching frequency.
14, 22	D1, D5	V _{CC}	Supply Voltage. Bypass with a 10µF capacitor to GND.
15, 21	C2, C4	SV _{SS}	Amplifier Negative Power Supply. Connect to PVSS.
16	D4	OUT-	Negative Amplifier Output
18	D3	GND	Ground
20	D2	OUT+	Positive Amplifier Output
24	C1	PV _{SS}	Charge-Pump Output. Connect a 10µF capacitor between PVss and CPGND.
26	B1	C1N	Charge-Pump Flying Capacitor, Negative Terminal. Connect a 4.7µF capacitor between C1N and C1P.
27	A1	CPGND	Charge-Pump Ground. Connect to GND.
EP		EP	Exposed Pad. Connect the TQFN EP to GND.

Detailed Description

The MAX9730 Class G power amplifier with inverting charge pump is the latest in linear amplifier technology. The Class G output stage offers the performance of a Class AB amplifier while increasing efficiency to extend battery life. The integrated inverting charge pump generates a negative supply capable of delivering up to 500mA.

The Class G output stage and the inverting charge pump allow the MAX9730 to deliver an output power that is up to four times greater than a traditional single-supply linear amplifier. This allows the MAX9730 to maintain 0.8W into an 8Ω load as the battery rail collapses.

Class G Operation and Efficiency

The MAX9730 Class G amplifier is a linear amplifier that operates within a low (V_{CC} to GND) and high (V_{CC} to SV_{SS}) supply range. Figure 1 illustrates the transition from the low to high supply range. For small signals, the device operates within the lower (V_{CC} to GND) sup-

ply range. In this range, the operation of the device is identical to a traditional single-supply Class AB amplifier where:

As the output signal increases, so a wider supply is needed, the device begins its transition to the higher supply range (V_{CC} to SV_{SS}) for the large signals. To ensure a seamless transition between the low and high supply ranges, both of the lower transistors are on so that:

$$I_{LOAD} = I_{N1} + I_{N2}$$

As the output signal continues to increase, the transition to the high supply is complete. The device then operates in the higher supply range, where the operation of the device is identical to a traditional dual-supply Class AB amplifier where:

$$I_{LOAD} = I_{N2}$$

During operation, the output common-mode voltage of the MAX9730 adjusts dynamically as the device transitions between supply ranges.




Figure 1. Class G Supply Transition

Utilizing a Class G output stage with an inverting charge pump allows the MAX9730 to realize a 2.4W output power with a 5V supply.

The theoretical best efficiency of a linear amplifier is 78%; however, that efficiency is only exhibited at peak output powers. Under normal operating levels (typical music reproduction levels), efficiency falls below 30%, whereas the MAX9730 still exhibits 50% efficiency under the same conditions.

Inverting Charge Pump

The MAX9730 features an integrated charge pump with an inverted supply rail that can supply greater than 700mA over the positive 2.7V to 5.5V supply range. In the case of the MAX9730, the charge pump generates the negative supply rail (PVss) needed to create the higher supply range, which allows the output of the device to operate over a greater dynamic range as the battery supply collapses over time.

Shutdown Mode

The MAX9730 has a shutdown mode that reduces power consumption and extends battery life. Driving SHDN low places the MAX9730 in a low-power (0.3 μ A) shutdown mode. Connect SHDN to VCC for normal operation.

Click-and-Pop Suppression

The MAX9730 Class G amplifier features Maxim's comprehensive, industry-leading click-and-pop suppression. During startup, the click-and-pop suppression circuitry eliminates any audible transient sources internal to the device.

Applications Information

Differential Input Amplifier

The MAX9730 features a differential input configuration, making the device compatible with many CODECs, and offering improved noise immunity over a single-ended input amplifier. In devices such as PCs, noisy digital signals can be picked up by the amplifier's input traces. The signals appear at the amplifiers' input as common-mode noise. A differential input amplifier amplifies the difference of the two inputs, and signals common to both inputs are canceled out. When configured for differential inputs, the voltage gain of the MAX9730 is set by:

$$A_{V} = 20\log\left[4 \times \left(\frac{R_{FB}}{R_{IN}}\right)\right] (dB)$$

where Av is the desired voltage gain in dB. R_{IN+} should be equal to R_{IN-} and R_{FB+} should be equal to R_{FB-} . The Class G output stage has a fixed gain of 4V/V (12dB). Any gain or attenuation set by the external input stage resistors will add to or subtract from this fixed gain. See Figure 3.




Figure 2. MAX9730 Efficiency vs. Class AB Efficiency vs. Class D Efficiency




Figure 3. Gain Setting

In differential input configurations, the common-mode rejection ratio (CMRR) is primarily limited by the external resistor and capacitor matching. Ideally, to achieve the highest possible CMRR, the following external components should be selected where:

$$\frac{R_{FB+}}{R_{IN+}} = \frac{R_{FB-}}{R_{IN-}}$$

and

$$C_{IN+} = C_{IN-}$$

Component Selection

Input-Coupling Capacitor

The AC-coupling capacitors (C_{IN}) and input resistors (R_{IN}) form highpass filters that remove any DC bias from an input signal (see the *Typical Application Circuit/Functional Diagram*). C_{IN} blocks DC voltages from the amplifier. The -3dB point of the highpass filter, assuming zero source impedance due to the input signal source, is given by:

$$f_{-3dB} = \frac{1}{2\pi \times R_{IN} \times C_{IN}} (Hz)$$

Choose C_{IN} so that $f_{\text{-}3dB}$ is well below the lowest frequency of interest. Setting $f_{\text{-}3dB}$ too high affects the amplifier's low frequency response. Use capacitors with low-voltage coefficient dielectrics. Aluminum electrolytic, tantalum, or film dielectric capacitors are good choices for AC-coupling capacitors. Capacitors with high-voltage coefficients, such as ceramics (non-COG dielectrics), can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use capacitors with an ESR less than $50m\Omega$ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric.

Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the load regulation and output resistance of the charge pump. A C1 value that is too small degrades the device's ability

to provide sufficient current drive. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance to an extent. Above $1\mu F$, the onresistance of the switches and the ESR of C1 and C2 dominate. A $4.7\mu F$ capacitor is recommended.

Hold Capacitor (C2)

The output capacitor value and ESR directly affect the ripple at PVss. Increasing C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. A 10µF capacitor is recommended.

Charge-Pump Frequency Set Resistor (RFS)

The charge pump operates in two modes. When the charge pump is loaded below 100mA, it operates in a slow mode where the oscillation frequency is reduced to 1/4 of its normal operating frequency. Once loaded, the charge-pump oscillation frequency returns to normal operation. In applications where the design may be sensitive to the operating charge-pump oscillation frequency, the value of the external resistor RFS can be changed to adjust the charge-pump oscillation frequency (see Figure 4).




Figure 4. Charge-Pump Oscillation Frequency vs. RFS

Thermal Considerations

Class G amplifiers provide much better efficiency and thermal performance than a comparable Class AB amplifier. However, the system's thermal performance must be considered with realistic expectations and include consideration of many parameters. This section examines Class G amplifiers using general examples to illustrate good design practices.

TQFN Considerations


The exposed pad is the primary route of keeping heat away from the IC. With a bottom-side exposed pad, the PCB and its copper become the primary heatsink for the Class G amplifier. Solder the exposed pad to a large copper polygon that is connected to the ground plane.

The copper polygon to which the exposed pad is attached should have multiple vias to the opposite side of the PCB, where they connect to GND. Make this polygon as large as possible within the system's constraints.


_UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to the Maxim website at www.maximic.com/ucsp for the application note, *UCSP—A Wafer-Level Chip-Scale Package*.

Typical Application Circuit/Functional Diagram



Pin Configurations




_____Chip Information

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS																
PKG	12L 4×4 16L 4×4			4	20L 4×4			24L 4×4			28L 4×4						
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05		
A2	0	.20 RE	F	0.20 REF 0.20 REF		0.20 REF		0.20 REF		0.20 REF		0.20 REF			0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25		
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		
Ε	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		
е		.80 BS	C.	0	.65 BS	BSC. 0.50 BSC. 0.50 BSC.		0.50 BSC. 0.50 BSC. 0.40		0.50 BSC. 0.50 BSC.		.40 BS	C.				
k	0.25	-	-	0.25	-	-	0.25		ı	0.25	-	ı	0.25	-	ı		
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50		
N		12			16		20 24		20		24		28				
ND		3			4			5			6			7			
NE		3			4			5		6			7				
Jedec Var.		WGGB			WGGC		1	WGGD-1			WGGD-	2		WGGE			

EXPOSED PAD VARIATIONS								
PKG.		D2			E2			
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63		
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70		

NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL. BUT MUST BE LOCATED WITHIN THE ZONE INDICATED, THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- MIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- & COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1. DRAWING CONFORMS TO JEDEC MD220, EXCEPT FOR T2444
 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 12. WARPAGE SHALL NOT EXCEED 0.10mm.

 \$\frac{12}{25}\$ LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 15. ALL DIMENSIONS ARE THE SAME FOR LEADED (-) & POFREE (+) PACKAGE CODES.

PACKAGE DUTLINE 12,16,20,24,28L THIN QFN, 4×4×0.8mm

PPROVAL | DOCUMENT CONTROL NO. | REV. | 2,

21-0139


REV.

APPROVAL

-DRAWING NOT TO SCALE-

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/07	Initial release	_
1	11/07	Include tape and reel note, edit Absolute Maximum Ratings, update TQFN package outline	1, 2,12, 13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.