## HD404669 Series

## Low-Voltage AS Microcomputers with On-Chip DTMF Generation Circuit

## HITACHI

ADE-202-083B
Rev. 3.0
Sept. 1999

## Description

The HD404669 Series microcomputers incorporate a DTMF generation circuit, two comparators, and a serial interface on chip. They also provide input and output pins with large current handling capacities. Thus they are 4-bit single-chip microcomputers that are optimal for use in multifunction telephones, cordless telephones, and other communications equipment.

HD404669 Series microcomputers have a 32.768 kHz sub-oscillator for realtime clock use, providing a time counting facility, and a variety of power supply modes to reduce current drain.

The HD407A4669 is a ZTAT ${ }^{\text {TM }}$ microcomputer with on-chip PROM that drastically shortens development time and ensures a smooth transition from debugging to mass production. (The PROM programming specifications are the same as for the 27256 type.)


## Features

- 1,152-digit $\times 4$-bit RAM
- I/O pins: 47
- High-current I/O pins (source: 10 mA max.): 4
— High-current I/O pins (sink: 15 mA max.): 5
- Timer counters: 3
- Input capture: one 8-bit channel
- Timer outputs: 2 (with PWM output capability)
- Event input: 1 (edge-programmable)
- Clock synchronous 8-bit serial interface: 1
- DTMF generation circuit
- Comparator: 2 channels
- System clock oscillator

Ceramic oscillator, crystal oscillator, or external clock operation possible

## HD404669 Series

- Subsystem clock oscillator
32.768 kHz crystal oscillator for realtime clock use
- Interrupts
- External: 5 (including 3 edge-programmable)
— Internal: 4
- Subroutine stack: max. 16 levels including interrupts
- Low-power modes: 4
- System clock division software switching ( $1 / 4,1 / 8,1 / 16,1 / 32$ )
- Instruction execution time

Min. $1 \mu \mathrm{~s}\left(\mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}, 1 / 4\right.$ clock division $)$
Min. $0.5 \mu \mathrm{~s}\left(\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, 1 / 4\right.$ clock division $)$

- Operating voltage
1.8 V to 5.5 V
2.2 V to $5.5 \mathrm{~V}\left(\right.$ ZTAT $\left.^{\mathrm{TM}}\right)$


## Ordering Information

| Type | Product Name | Model Name | ROM (Words) | RAM (Digits) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mask ROM (standard version) | HD404668 | HD404668H | 8,192 | 1,152 | 64-pin plastic QFP <br> (FP-64A) |
|  | HD4046612 | HD4046612H | 12,288 |  |  |
|  | HD404669 | HD404669H | 16,384 |  |  |
|  | HCD404669 | HCD404669 | 16,384 |  | Chip ${ }^{* 1 * 2}$ |
| Mask ROM (high-speed version) | HD40A4668 | HD40A4668H | 8,192 |  | 64-pin plastic QFP <br> (FP-64A) |
|  | HD40A46612 | HD40A46612H | 12,288 |  |  |
|  | HD40A4669 | HD40A4669H | 16,384 |  |  |
| ZTAT ${ }^{\text {™ }}$ <br> (high-speed version) | HD407A4669 | HD407A4669H | 16,384 |  |  |

Note: 1. ZTAT $^{\text {TM }}$ chip shipment is not supported.
2. The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details.

## Cautions about Operation

The mask ROM and ZTAT ${ }^{\text {TM }}$ versions have been confirmed as fully meeting the reference values for electrical characteristics shown in this data sheet. However, actual performance figures, operating margins, noise margins, and other properties may vary due to differences in the manufacturing process, internal
wiring patterns, etc. Users are therefore requested to confirm the operation of individual products by conducting evaluation tests under conditions equivalent to those in the actual application system.

## List of Functions

| Product name |  | Standard version | HD404668 | HD4046612 | HD404669 | HCD404669 | HD407A4669 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Highspeed version | HD40A4668 | HD40A46612 | HD40A4669 | - |  |
| ROM (Words) |  |  | 8,192 | 12,288 | 16,384 | 16,384 | 16,384PROM |
| RAM (Digits) |  |  | 1,152 |  |  |  |  |
| I/O |  |  | 52 (max) |  |  |  |  |
|  | Large-current I/O pins |  | 4 ( Source 10 mA max ), 5 (Sink 15 mA max ) |  |  |  |  |
| Timer / Counter |  |  | 3 |  |  |  |  |
|  | Input capture |  | 8 bit $\times 1$ |  |  |  |  |
|  | Timer output |  | 2 (PWM output possible) |  |  |  |  |
|  | Event input |  | 1 (edge selection possible) |  |  |  |  |
| Serial interface |  |  | 1 (8-bit clock syncronous) |  |  |  |  |
| DTMF generation circuit |  |  | Available |  |  |  |  |
| Comparator |  |  | 2 |  |  |  |  |
| Interrupt | External |  | 5 (edge selection possible for 3) |  |  |  |  |
|  | Internal |  | 4 |  |  |  |  |
| Low-Power Dissipation Mode |  |  | 4 |  |  |  |  |
|  | Stop mode |  | Available |  |  |  |  |
|  | Watch /mode |  | Available |  |  |  |  |
|  | Standby mode |  | Available |  |  |  |  |
|  | Subactive mode |  | Available |  |  |  |  |
| Main Oscillator | Ceramic oscillation |  | $400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}, 3.58 \mathrm{MHz}, 4 \mathrm{MHz}, 7.16 \mathrm{MHz}^{*}, 8 \mathrm{MHz*}$ |  |  |  |  |
|  | Crystal oscillation |  | $400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}, 3.58 \mathrm{MHz}, 4 \mathrm{Mhz}, 7.16 \mathrm{MHz} *, 8 \mathrm{MHz}^{*}$ |  |  |  |  |
| Sub oscillator | Crystal oscillation |  | 32.768 kHz |  |  |  |  |
| Minimum instruction execution time | Standard version |  | $1 \mu \mathrm{~s}$ (fosc $=4 \mathrm{MHz}, 1 / 4$ frequency division) |  |  |  |  |
|  | High-speed version |  | $0.5 \mu \mathrm{~s}$ ( $\mathrm{fosc}=8 \mathrm{MHz}, 1 / 4$ frequency division) |  |  |  |  |
| Operating voltage (V) |  |  | 1.8 to 5.5 |  |  | 1.8 to 5.5 | 2.2 to 5.5 |
| Package |  |  | 64-pin plastic QFP (FP-64A) |  |  | Chip | 64-pin plastic QFP (FP-64A) |
| Guaranteed operation | temperature ( ${ }^{\circ} \mathrm{C}$ ) |  | -20 to +75 |  |  | $+75^{\circ} \mathrm{C}$ | -20 to +75 |

Note: * Applies to high-speed versions (HD40A4668, HD40A46612, HD40A4669, HD407A4669).

## HD404669 Series

Pin Arrangement


## HD404669 Series

## Pad Arrangement

HCD404669


## HD404669 Series

## Bonding Pad Coordinates

## HCD404669

| $\begin{aligned} & Y \\ & \mathbf{4} \end{aligned}$ |  |  |  |  |  | Chip Size $(X \times Y)$ : $4.34 \times 4.01(\mathrm{~mm})$ Coordinates: Pad Center Home Point position: Chip Center Pad size $(\mathrm{X} \times \mathrm{Y})$ : $90 \times 90(\mu \mathrm{~m})$ Chip thickness: 400 ( $\mu \mathrm{m}$ ) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYPE <br> CODE <br> Chip cen <br> $(X=0, Y=$ |   |  |  |  |  |  |  |  |  |  |  |  |
| Pad <br> No. | Pad <br> Name | Coordinates |  | Pad <br> No. | Pad <br> Name | Coordinates |  | Pad <br> No. | Pad <br> Name | Coordinates |  | Pad <br> No. | Pad <br> Name | Coordinates |  |
|  |  | X | Y |  |  | X | Y |  |  | X | Y |  |  | X | Y |
| 1 | RE0 | -1983 | 1444 | 17 | D11 | -1607 | -1819 | 33 | R33 | 1983 | -1444 | 49 | R81 | 1587 | 1819 |
| 2 | TESTN | -1983 | 1252 | 18 | D12 | -1394 | -1819 | 34 | R32 | 1983 | -1252 | 50 | R82 | 1374 | 1819 |
| 3 | OSC1 | -1983 | 1062 | 19 | D13 | -1181 | -1819 | 35 | R31 | 1983 | -1060 | 51 | R83 | 1161 | 1819 |
| 4 | OSC2 | -1983 | 871 | 20 | R00 | -968 | -1819 | 36 | R40 | 1983 | -867 | 52 | R90 | 948 | 1819 |
| 5 | RESET | -1983 | 657 | 21 | R01 | -755 | -1819 | 37 | R41 | 1983 | -675 | 53 | R91 | 735 | 1819 |
| 6 | X1 | -1983 | 466 | 22 | R02 | -541 | -1819 | 38 | R42 | 1983 | -483 | 54 | R92 | 522 | 1819 |
| 7 | X2 | -1983 | 275 | 23 | R03 | -329 | -1819 | 39 | R43 | 1983 | -291 | 55 | R93 | 309 | 1819 |
| 8 | GND | -1983 | 84 | 24 | R10 | -117 | -1819 | 40 | R60 | 1983 | -99 | 56 | RA0 | 93 | 1819 |
| 9 | D0 | -1983 | -108 | 25 | R11 | 96 | -1819 | 41 | R61 | 1983 | 93 | 57 | RA1 | -177 | 1819 |
| 10 | D1 | -1983 | -299 | 26 | R12 | 309 | -1819 | 42 | R62 | 1983 | 285 | 58 | SEL | -329 | 1819 |
| 11 | D2 | -1983 | -490 | 27 | R13 | 522 | -1819 | 43 | R63 | 1983 | 478 | 59 | $\mathrm{V}_{\text {c }}$ | -542 | 1819 |
| 12 | D3 | -1983 | -680 | 28 | R20 | 735 | -1819 | 44 | R70 | 1983 | 670 | 60 | TONEC | -755 | 1819 |
| 13 | D4 | -1983 | -871 | 29 | R21 | 948 | -1819 | 45 | R71 | 1983 | 862 | 61 | TONER | -968 | 1819 |
| 14 | D5 | -1983 | -1062 | 30 | R22 | 1161 | -1819 | 46 | R72 | 1983 | 1054 | 62 | VTREF | -1181 | 1819 |
| 15 | D9 | -1983 | -1253 | 31 | R23 | 1374 | -1819 | 47 | R73 | 1983 | 1246 | 63 | RD0 | -1394 | 1819 |
| 16 | D10 | -1983 | -1444 | 32 | R30 | 1587 | -1819 | 48 | R80 | 1983 | 1444 | 64 | RD1 | -1607 | 1819 |

## Pin Description

| Item | Symbol | Pin Number | 1/0 | Function |
| :---: | :---: | :---: | :---: | :---: |
|  |  | FP-64A, chip |  |  |
| Power supply | $\mathrm{V}_{\text {cc }}$ | 59 | - | Applies power voltage |
|  | GND | 8 | - | Connected to ground |
| Test | TEST | 2 | 1 | Used for factory testing only: Connect this pin to $\mathrm{V}_{\mathrm{Cc}}$ |
| Reset | RESET | 5 | 1 | Resets the MCU |
| Oscillator | OSC ${ }_{1}$ | 3 | 1 | Input/output pins for the internal oscillator circuit: Connect them to a ceramic oscillator ,crystal oscillator or connect OSC ${ }_{1}$ to an external oscillator circuit |
|  | $\mathrm{OSC}_{2}$ | 4 | 0 |  |
|  | X1 | 6 | 1 | Used for a $32.768-\mathrm{kHz}$ crystal for clock purposes. If not to be used, fix the X 1 pin to $\mathrm{V}_{\mathrm{cc}}$ and leave the X2 pin open. |
|  | X2 | 7 | 0 |  |
| Port | $\begin{aligned} & D_{0}-D_{5}, \\ & D_{9}-D_{11} \end{aligned}$ | 9-17 | I/O | Input/output pins addressed by individual bits; $D_{0}$ to $D_{3}$ are source high-current input/output pins. A maximum 10 mA current can be supplied to each pin. <br> $D_{4}, D_{5}$, and $D_{9}$ to $D_{11}$ are sink high-current input/output pins. $A$ maximum 15 mA current can be supplied to each pin. |
|  | $\mathrm{D}_{12}, \mathrm{D}_{13}$ | 18, 19 | 1 | Input pins addressable by individual bits |
|  | $\begin{aligned} & \mathrm{RO}_{0}-\mathrm{R4}_{3,}, \\ & \mathrm{R} 6_{0}-\mathrm{RA}_{1} \end{aligned}$ | 20-57 | I/O | Input/output pins addressable in 4-bit units |
|  | $\mathrm{RD}_{0}, \mathrm{RD}_{1,}, \mathrm{RE}_{0}$ | 63,64, 1 | 1 | Input pins addressable in 4-bit units |
| Interrupt | $\begin{aligned} & \overline{\mathrm{ITT}}_{0}, \overline{\mathrm{INT}}_{1}, \\ & \mathrm{INT}_{2}-\mathrm{INT}_{4} \end{aligned}$ | 19-23 | 1 | Input pins for external interrupts |
| Stop clear | $\overline{\text { STOPC }}$ | 18 | 1 | Input pin for transition from stop mode to active mode |
| Serial interface | $\overline{\mathrm{SCK}}_{1}$ | 37 | 1/O | Serial interface clock input/output pin |
|  | $\mathrm{SI}_{1}$ | 38 | 1 | Serial interface receive data input pin |
|  | $\mathrm{SO}_{1}$ | 39 | 0 | Serial interface transmit data output pin |
| Timer | TOC, TOD | 35, 34 | 0 | Timer output pins |
|  | EVND | 36 | 1 | Event input pin |
| DTMF | TONER | 61 | 0 | Output pin for DTMF row signals |
|  | TONEC | 60 | 0 | Output pin for DTMF column signals |
|  | $\mathrm{V} \mathrm{T}_{\text {ref }}$ | 62 | - | Reference voltage pin for DTMF signals. Voltage conditions are: $\mathrm{V}_{\mathrm{Cc}} \geq \mathrm{VT}_{\text {ref }} \geq \mathrm{GND}$ |

## HD404669 Series

|  |  | Pin Number |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Item | Symbol | FP-64A, chip | I/O | Function |
| Voltage <br> comparator | $\mathrm{COMP}_{0}$, <br> $\mathrm{COMP}_{1}$ | 63,64 | I | Comparator analog input pins. |
|  | $\mathrm{VC}_{\text {ref }}$ | 1 | - | Analog input pin threshold voltage reference level power <br> supply pin. |
| Frequency <br> division <br> ratio <br> selection | SEL | 58 | I | Pin that selects the system clock division ratio immediately <br> after a reset and when returning from stop mode to active <br> mode. Connect to Vcc voltage to select division-by-4, or to <br> GND potential to select division-by-32. |

## Block Diagram



## HD404669 Series

## Memory Map

## ROM Memory Map

The ROM memory map is shown in figure 1 and described below.


Figure 1 ROM Memory Map
Vector Address Area (\$0000-\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

Zero-Page Subroutine Area (\$0000-\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.
Program Area (\$0000-\$1FFF: HD404668, HD40A4668; \$0000-\$2FFF: HD4046612, HD40A46612; \$0000-\$3FFF: HD404669, HD40A4669, HD407A4669, HCD404669): Used for program coding.

## HD404669 Series

## RAM Memory Map

The MCU contains a RAM area consisting of a memory register area, a data area, and a stack area. In addition, an interrupt control bits area, special function register area, and register flag area are mapped onto the same RAM memory space. The RAM memory map is shown in figure 2 and described below.

## RAM-Mapped Register Area (\$000-\$03F):

- Interrupt Control Bits Area (\$000-\$003)

This area is used for interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.

- Special Function Register Area (\$004-\$01F, \$024-\$03F)

This area is used as mode registers and data registers for external interrupts, serial interface, timers, DTMF, comparator, and as data control registers for I/O ports. The structure is shown in figures 2 and 5. These registers can be classified into three types: write-only (W), read-only (R), and read/write (R/W). RAM bit manipulation instructions cannot be used for these registers.

- Register Flag Area (\$020-\$023)

This area is used for the DTON, WDON, and other register flags and interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.

## HD404669 Series



Figure 2 RAM Memory Map

| RAM address |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| \$000 | $\begin{gathered} \text { IM0 } \\ \left(\overline{\mathrm{NT}}_{0}\right. \text { interrupt } \\ \text { mask }) \end{gathered}$ | IF0 $\left(\overline{\mathrm{NT}}_{0}\right.$ interrupt request flag) | RSP <br> (Reset stack pointer) | IE (Interrupt enable flag) |
| \$001 | IMTA (Timer A interrupt mask) | IFTA <br> (Timer A interrupt request flag) | $\begin{gathered} \mathrm{IM} 1 \\ \left(\overline{\mathrm{INT}}_{1}\right. \text { interrupt } \\ \text { mask }) \end{gathered}$ | IF1 <br> ( $\overline{\mathrm{NT}}_{1}$ interrupt request flag) |
| \$002 | IMTC (Timer C interrupt mask) | IFTC <br> (Timer C interrupt request flag) | Not used | Not used |
| \$003 | IMS1 <br> (Serial 1 interrupt mask) | IFS1 <br> (Serial 1 interrupt request flag) | IMTD <br> (Timer D interrupt mask) | IFTD <br> (Timer D interrupt request flag) |
| Interrupt control bits area |  |  |  |  |
| RAM address |  |  |  |  |
| \$020 | DTON (DTON flag) | Not used | WDON <br> (Watchdog on flag) | $\begin{aligned} & \text { LSON } \\ & \text { (Low speed } \\ & \text { on flag) } \end{aligned}$ |
| \$021 | RAME <br> (RAM enable flag) | Not used | ICEF (Input capture error flag) | ICSF (Input capture status flag) |
| \$022 | IM3 <br> ( $\mathrm{INT}_{3}$ interrupt mask) | IF3 <br> ( $\mathrm{INT}_{3}$ interrupt request flag) | IM2 <br> ( $\mathrm{INT}_{2}$ interrupt mask) | IF2 <br> ( $\mathrm{INT}_{2}$ interrupt request flag) |
| \$023 | Not used | Not used | IM4 <br> ( $\mathrm{INT}_{4}$ interrupt mask) | IF4 <br> ( $\mathrm{INT}_{4}$ interrupt request flag) |
|  | Register flag area |  |  |  |
|  |  |  | IF : Interrupt Request Flag <br> IM : Interrupt Mask <br> IE : Interrupt Enable Flag <br> SP : Stack Pointer |  |

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

## HD404669 Series

Bits in the interrupt control bits area and register flag area can be set and reset by the SEM or SEMD instruction and the REM or REMD instruction, and tested by the TM or TMD instruction. They are not affected by any other instructions.
The following restrictions apply to individual bits.

|  | SEM/SEMD | REM/REMD | TM/TMD |
| :---: | :---: | :---: | :---: |
| IE | Allowed | Allowed | Allowed |
| IM |  |  |  |
| LSON |  |  |  |
| IF | Not executed | Allowed | Allowed |
| ICSF |  |  |  |
| ICEF |  |  |  |
| RAME |  |  |  |
| RSP | Not executed | Allowed | Inhibited |
| WDON | Allowed | Not executed | Inhibited |
| DTON | Not executed in active mode | Allowed | Allowed |
|  | Used in subactive mode |  |  |
| Not used | Not executed | Not executed | Inhibited |

Note: WDON is reset by MCU reset or by $\overline{\text { STOPC enable for stop mode cancellation. }}$ DTON is always reset in active mode.
If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST becomes invalid.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions

## HD404669 Series



Figure 5 Special Function Register Area

## HD404669 Series

Memory Register (MR) Area (\$040-\$04F): Consisting of 16 addresses, this area (MR0-MR15) can be accessed by register-register instructions (LAMR and XMRA). The structure is shown in figure 6.

| RAM address |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$040 | MR (0) | \$3C0 | Level 16 |  |  |  |  |  |
| \$041 | MR (1) |  | Level 15 |  |  |  |  |  |
| \$042 | MR (2) |  | Level 14 |  |  |  |  |  |
| \$043 | MR (3) |  | Level 13 |  |  |  |  |  |
| \$044 | MR (4) |  | Level 12 |  |  |  |  |  |
| \$045 | MR (5) |  | Level 11 |  |  |  |  |  |
| \$046 | MR (6) |  | Level 10 |  |  |  |  |  |
| \$047 | MR (7) |  | Level 9 |  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| \$048 | MR (8) |  | Level 8 |  | ST | $\overline{\mathrm{PC}}_{13}$ | $\overline{\mathrm{PC}}_{12}$ | $\overline{\mathrm{PC}}_{11}$ |
| \$049 | MR (9) |  | Level 7 |  | ST | $\mathrm{PC}_{13}$ | $\mathrm{PC}_{12}$ | $\mathrm{PC}_{11}$ |
| \$04A | MR (10) |  | Level 6 |  | $\overline{\mathrm{PC}}_{10}$ | $\overline{\mathrm{PC}} 9$ | $\overline{\mathrm{PC}}_{8}$ | $\overline{\mathrm{PC}}_{7}$ |
| \$04B | MR (11) |  | Level 5 |  |  | $\mathrm{P}_{9}$ | $\mathrm{P}_{8}$ |  |
| \$04C | MR (12) |  | Level 4 |  | CA | $\overline{\mathrm{PC}}_{6}$ | $\overline{\mathrm{PC}} 5$ | $\overline{\mathrm{PC}}_{4}$ |
| \$04D | MR (13) |  | Level 3 |  |  |  |  |  |
| \$04E | MR (14) |  | Level 2 |  | $\overline{\mathrm{PC}}_{3}$ | $\overline{\mathrm{PC}}_{2}$ | $\overline{\mathrm{PC}}_{1}$ | $\overline{\mathrm{PC}} 0$ |
| \$04F | MR (15) |  | Level 1 |  | $\mathrm{PC}_{3}$ | $\mathrm{PC}_{2}$ | $\mathrm{PC}_{1}$ | $\mathrm{P}_{0}$ |
| (a) Memory reg |  | (b) Stack area |  |  |  |  |  |  |
|  |  | $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}:$ Program counter  <br> ST : Status flag <br> CA : Carry flag |  |  |  |  |  |  |

Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position

## HD404669 Series

Data Area (\$090-\$2EF): 464 digits from $\$ 090$ to $\$ 25 \mathrm{~F}$ have two banks, which can be selected by setting the bank register ( $\mathrm{V}: \$ 03 \mathrm{~F}$ ). Before accessing this area, set the bank register to the required value (figure 7). The area from $\$ 026$ to $\$ 2 \mathrm{EF}$ is accessed without setting the bank register.


Figure 7 Bank Register (V)
Stack Area (\$3C0-\$3FF): Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine call (CAL or CALL instruction) and for interrupts. This area can be used as a 16-level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 6.

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

## HD404669 Series

## Functional Description

## Registers and Flags

The MCU has nine registers and two flags for CPU operations. They are shown in figure 8 and described below.


Figure 8 Registers and Flags
Accumulator (A) and B Register (B): A and B are 4-bit registers, and are used to hold the results of ALU (arithmetic and logical unit) operations and to transfer data between memory, I/O ports, and other registers.

## HD404669 Series

W Register (W), X Register (X), and Y Register (Y): W is a 2-bit register and X and Y are 4-bit registers. These registers are used in RAM register indirect addressing. The Y register is also used in D port addressing.

SPX Register (SPX) and SPY Register (SPY): The SPX and SPY registers are 4-bit registers used to supplement the X and Y registers.

Carry Flag (CA): CA is a 1-bit flag that stores ALU overflow generated by an arithmetic operation. CA is set to 1 when an overflow is generated, and is cleared to 0 after operations in which no overflow occurred. CA is also affected by the carry set/carry clear instructions (SEC and REC), and by the rotate with carry instructions (ROTL and ROTR).

During interrupt handling, CA is saved on the stack, and is restored from the stack by the RTNI instruction. (but is not affected by the RTN instruction)

Status Flag (ST): ST is a 1-bit flag that stores the results of arithmetic instructions, compare instructions, and bit test instructions, and is used as the branch condition for the BR, BRL, CAL, and CALL conditional branch instructions.

The contents of the ST flag are held until the next arithmetic, compare, bit test, or conditional branch instruction is executed. After the execution of a conditional branch instruction, the value of ST is set to 1 without regard to the condition.

During interrupt handling, ST is saved on the stack, and is restored from the stack by the RTNI instruction. (but is not affected by the RTN instruction)

Program Counter (PC): The PC is a 14-bit counter that indicates the ROM address of the next instruction the CPU will execute.

Stack Pointer (SP): The SP is a 10-bit register that indicates the RAM address of the next stack frame in the stack area.

The SP is initialized to $\$ 3 \mathrm{FF}$ by a reset. The SP is decremented by 4 by a subroutine call or by interrupt handling, and is incremented by 4 when the saved data has been restored by a return instruction.

The upper 4 bits of the SP are fixed at 1111; the maximum number of stack levels is thus 16 .
In addition to the reset method described above, the SP can also be initialized to $\$ 3 \mathrm{FF}$ by clearing the reset stack pointer (RSP) in the interrupt control bits area with a RAM bit manipulation instruction, i.e., REM or REMD.

## HD404669 Series

## Reset

The MCU can be reset by setting the RESET pin high or by setting the $\overline{\text { STOPC }}$ pin low*. When power is first applied, or when clearing subactive mode, watch mode, or stop mode, the RESET input must be held for at least $\mathrm{t}_{\mathrm{RC}}$ to assure that the oscillation stabilization time ( $\mathrm{t}_{\mathrm{RC}}$ ) condition is fulfilled.
Similarly, the $\overline{\text { STOPC }}$ pin input must held for at least $\mathrm{t}_{\mathrm{RC}}$ when clearing stop mode with a $\overline{\mathrm{STOPC}}$ pin input to assure that the oscillator stabilizes.
In all other cases, the MCU is reset by a RESET input that is held for at least two instruction execution cycles.

Table 1 lists the section of the MCU that are initialized by a reset and the initial values.
Note: * The STOPC pin reset is only effective in stop mode.

## HD404669 Series

Table 1 Initial Values After MCU Reset

| Item |  | $\begin{aligned} & \text { Abbr. } \\ & \hline \text { (PC) } \end{aligned}$ | Initial Value <br> \$0000 | Contents <br> Indicates program execution point from start address of ROM area |
| :---: | :---: | :---: | :---: | :---: |
| Program counter |  |  |  |  |
| Status flag |  | (ST) | 1 | Enables conditional branching |
| Stack pointer |  | (SP) | \$3FF | Stack level 0 |
| Interrupt flags/mask | Interrupt enable flag | (IE) | 0 | Inhibits all interrupts |
|  | Interrupt request flag | (IF) | 0 | Indicates there is no interrupt request |
|  | Interrupt mask | (IM) | 1 | Prevents (masks) interrupt requests |
| I/O | Port data register | (PDR) | All bits 1 | Enables output at level 1 |
|  | Data control register | (DCDO) | 0000 | Turns output buffer off (to high impedance) |
|  | Data control register | (DCD1) | --00 |  |
|  | Data control register | (DCD2) | 000- |  |
|  | Data control register | (DCR0-DCR4, DCR6-DCR9) | 0000 |  |
|  | Data control register | (DCRA) | --00 |  |
|  | Port mode register A | (PMRA) | --00 | Refer to description of port mode register A |
|  | Port mode register B | (PMRB) | 0000 | Refer to description of R port |
|  | Port mode register C bits 3, 1, 0 | (PMRC3, PMRC1, PMRC0) | 00- | Refer to description of port mode register C |
|  | Detection Edge select registers 1 and 2 | (ESR1, 2) | 0000 | Refer to description of interrupts |
| Timer/ counters, serial interface | Timer mode register A | (TMA) | 0000 | Refer to description of timer mode register A section |
|  | Timer mode register C1 | (TMC1) | 0000 | Refer to description of timer mode register C1 |
|  | Timer mode register C2 | (TMC2) | -000 | Refer to description of timer mode register C2 |
|  | Timer mode register D1 | (TMD1) | 0000 | Refer to description of timer mode register D1 |
|  | Timer mode register D2 | (TMD2) | 0000 | Refer to description of timer mode register D2 |
|  | Serial mode register 1A | (SM1A) | 0000 | Refer to description of serial mode register 1A |
|  | Serial mode register 1B | (SM1B) | --X0 | Refer to description of serial mode register 1B |
|  | Prescaler S | (PSS) | \$000 | Refer to description of prescalers |
|  | Prescaler W | (PSW) | \$00 | Refer to description of prescalers |
|  | Timer counter A | (TCA) | \$00 | Refer to description of timer A |
|  | Timer counter C | (TCC) | \$00 | Refer to description of timer C |
|  | Timer counter D | (TCD) | \$00 | Refer to description of timer D |

HD404669 Series

| Item |  | Abbr. | Initial Value | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Timer/ counters, serial interface | Timer write register C | (TWCU, L) | \$X0 | Refer to description of timer write register C |
|  | Timer write register D | (TWDU, L) | \$X0 | Refer to description of timer write register D |
|  | Serial data register 1 | (SR1U, L) | \$XX | Refer to description of serial data register 1 |
|  | Octal counter | (OC1) | 000 | Refer to description of serial interface |
| DTMF | Tone generator mode register | (TGM) | 0000 | Refer to description of tone generator mode register |
|  | Tone generator control register | (TGC) | 000- | Refer to description of tone generator control register |
| Comparator | Compare data register | (CDR) | --XX | Refer to description of compare data register |
|  | Compare enable register | (CER) | 0-00 | Refer to description of compare enable register |
| Bit registers | Low speed on flag | (LSON) | 0 | Refer to description of operating modes |
|  | Watchdog timer on flag | (WDON) | 0 | Refer to description of timer C |
|  | Direct transfer on flag | (DTON) | 0 | Refer to description of operating modes |
|  | Input capture status flag | (ICSF) | 0 | Refer to description of timer D |
|  | Input capture error flag | (ICEF) | 0 | Refer to description of timer D |
| Others | Miscellaneous register | (MIS) | 0000 | Refer to description of operating modes and pull-up and pull-down MOS transistor control. |
|  | System clock select register 1 bits 2 to 0 | $\begin{aligned} & \hline \text { (SSR12 } \\ & \text {-SSR10) } \end{aligned}$ | 000 | Refer to description of internal oscillator circuit and system clock select register 1 and 2 |
|  | System clock select register 2 | (SSR2) | 0000 | Refer to description of internal oscillator circuit and system clock select register 1 and 2 |
|  | Bank register | (V) | - - -0 | Refer to description of RAM memory map |

Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.
2. X indicates invalid value. - indicates that the bit does not exist.

| Item | Abbr. | Status After Cancel-lation of Stop <br> Mode by $\overline{\text { STOPC Input }}$ | Status After all Other Types of Reset |
| :--- | :--- | :--- | :--- |

## Interrupts

The MCU has 9 interrupt sources: five external signals $\left(\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}-\mathrm{INT}_{4}\right)$, three timer/ counters (timers A, C, and D), serial interface (Serial 1).

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

As vector addresses are shared by interrupt sources timer C and $\mathrm{INT}_{3}$, and timer D and $\mathrm{INT}_{4}$, so the type of request that has occurred must be checked at the beginning of interrupt processing.

Interrupt Control Bits and Interrupt Processing: Locations \$000 to \$003 and \$022 to \$023 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1 .

A block diagram of the interrupt control circuit is shown in figure 9, interrupt priorities and vector addresses are listed in table 2 , and interrupt processing conditions for the 9 interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0 . If the IE is 1 at that point, the interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 10 and an interrupt processing flowchart is shown in figure 11. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.

Table 2 Vector Addresses and Interrupt Priorities

| Reset/Interrupt | Priority | Vector Address |
| :--- | :--- | :--- |
| RESET, $\overline{\text { STOPC }} *$ | - | $\$ 0000$ |
| $\overline{\mathrm{NT}}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| $\mathrm{INT}_{2}$ | 4 | $\$ 0008$ |
| Timer C, $\mathrm{INT}_{3}$ | 5 | $\$ 000 \mathrm{~A}$ |
| Timer D, $\mathrm{INT}_{4}$ | 6 | $\$ 000 \mathrm{C}$ |
| Serial 1 | 7 | $\$ 000 \mathrm{E}$ |

[^0]
## HD404669 Series



Figure 9 Interrupt Control Circuit

Table 3 Interrupt Processing and Activation Conditions

| Interrupt Cuntrol Bit | Interrupt Source |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{INT}}_{0}$ | $\overline{\mathrm{INT}}_{1}$ | Timer A | $\mathrm{INT}_{2}$ | $\begin{aligned} & \text { Timer C } \\ & \text { or } \mathrm{INT}_{3} \end{aligned}$ | $\begin{aligned} & \text { Timer D } \\ & \text { or } \mathrm{INT}_{4} \end{aligned}$ | Serial 1 |
| IE | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\text { IMO }}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IF1 - $\overline{\mathrm{IM} 1}$ | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\text { IMTA }}$ | * | * | 1 | 0 | 0 | 0 | 0 |
| IF2 $\cdot \overline{\mathrm{M} 2}$ | * | * | * | 1 | 0 | 0 | 0 |
| $\begin{aligned} & \text { IFTC } \cdot \overline{\mathrm{IMTC}} \\ & +\mathrm{IF} 3 \cdot \overline{\mathrm{IM} 3} \end{aligned}$ | * | * | * | * | 1 | 0 | 0 |
| $\begin{aligned} & \text { IFTD } \cdot \overline{\mathrm{IMTD}} \\ & +\mathrm{IF} 4 \cdot \overline{\mathrm{IM} 4} \end{aligned}$ | * | * | * | * | * | 1 | 0 |
| $\mathrm{IFS} 1 \cdot \overline{\mathrm{MSS}}_{1}$ | * | * | * | * | * | * | 1 |

Note: Bits marked * can be either 0 or 1 . Their values have no effect on operation.


Figure 10 Interrupt Sequence

## HD404669 Series



Figure 11 Interrupt Processing Flowchart

## HD404669 Series

Interrupt Enable Flag (IE: \$000, Bit 0): Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: \$000, Bit 0)

| IE | Interrupt <br> Enabled/Disabled |
| :--- | :--- |
| 0 | Disabled |
| 1 | Enabled |

External Interrupt Request Flags (IF0-IF4: \$000, \$001, \$022, \$023): IF0 and IF1 are set at the falling edge of signals input to $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$, and IF2-IF4 are set at the rising or falling edge of signals input to $\mathrm{INT}_{2}-\mathrm{INT}_{4}$, as listed in table 5. The $\mathrm{INT}_{2}-\mathrm{INT}_{4}$ interrupt edges are selected by the detection edge select registers (ESR1, ESR2: \$026, \$027) as shown in figures 12 and 13.

| Detection edge selection register 1 (ESR1: \$026) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Initial value |  |  | 2 | 1 | 0 |  |  |  |
|  |  |  | 0 | 0 | 0 |  |  |  |
| Read/Write Bit name |  | W ESR13 | W ESR12 | $\begin{gathered} \text { W } \\ \text { ESR11 } \end{gathered}$ | $\begin{gathered} \text { W } \\ \text { ESR10 } \end{gathered}$ |  |  |  |
|  |  |  |  |  |  |  |  |
| ESR13 | ESR1 |  | $\mathrm{INT}_{3}$ detection edge |  |  |  | ESR11 | ESR10 | $\mathrm{INT}_{2}$ detection edge |
| 0 | 0 | No detection |  |  |  | 0 | 0 | No detection |
|  | 1 | Falling-edge detection |  |  |  |  | 1 | Falling-edge detection |
| 1 | 0 | Rising-edge detection |  |  |  | 1 | 0 | Rising-edge detection |
| 1 |  | Falling/Rising-edge detection |  |  |  |  | 1 | Falling/Rising-edge detection |

Figure 12 Detection Edge Selection Register 1 (ESR1)

## HD404669 Series



Figure 13 Detection Edge Selection Register 2 (ESR2)

Table 5 External Interrupt Request Flags (IF0-IF4: \$000, \$001, \$022, \$023)

| IF0-IF4 | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

External Interrupt Masks (IM0-IM4: \$000, \$001, \$022, \$023): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as listed in table 6.

Table 6 External Interrupt Masks (IM0-IM4: \$000, \$001, \$022, \$023)

| IMO-IM4 | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer A Interrupt Request Flag (IFTA: \$001, Bit 2): Set by overflow output from timer A, as listed in table 7.

Table 7 Timer A, C, D Interrupt Request Flags
(IFTA: \$001, Bit 2, IFTC: \$002, Bit 2, IFTD: \$003, Bit 0)

| Timer A, C, D Interrupt <br> Request Flags (IFTA, <br> IFTC, IFTD) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Timer A Interrupt Mask (IMTA: \$001, Bit 3): Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as listed in table 8.

Table 8 Timer A, C, D Interrupt Masks (IMTA: \$001, Bit 3, IMTC: \$002, Bit 3, IMTD: \$003, Bit 1)
Timer A, C, D Interrupt Masks (IMTA, IMTC, IMTD) Interrupt Request

| 0 | Enabled |
| :--- | :--- |
| 1 | Disabled (masked) |

Timer C Interrupt Request Flag (IFTC: \$002, Bit 2): Set by overflow output from timer C, as listed in table 7.

Timer C Interrupt Mask (IMTC: \$002, Bit 3): Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as listed in table 8.

Timer D Interrupt Request Flag (IFTD: \$003, Bit 0): Set by overflow output from timer D, or by the rising or falling of signals input to EVND when the input capture function is used, as listed in table 7.

Timer D Interrupt Mask (IMTD: \$003, Bit 1): Prevents (masks) an interrupt request caused by the timer $D$ interrupt request flag, as listed in table 8.

Serial 1 Interrupt Request Flag (IFS1: \$003, Bit 2): Set when data transfer is completed or when data transfer is suspended, as listed in table 9.

Table 9 Serial 1 Interrupt Request Flag (IFS1: \$003, Bit 2)

| IFS1 | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

## HD404669 Series

Serial 1 Interrupt Mask (IMS1: \$003, Bit 3): Prevents (masks) an interrupt request caused by the serial 1 interrupt request flag, as listed in table 10 .

Table 10 Serial 1 Interrupt Mask (IMS1: \$003, Bit 3)

| IMS1 | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

## Operating Modes

The MCU has five operating modes as shown in table 11. The operations in each mode are listed in table 12. Transitions between operating modes are shown in figure 14.

Table 11 Operating Modes and Clock Status

|  |  | Mode Name |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Active | Standby | Stop | Watch | Subactive*2 |
| Activation method |  | RESET <br> cancellation, interrupt request, STOPC cancellation in stop mode, STOP/SBY instruction in subactive mode (when direct transfer is selected) | SBY instruction | STOP <br> instruction when TMA3 $=0$ | STOP instruction when TMA3 $=1$ <br> STOP/SBY instruction in subactive mode (except when direct transition is specified) | $\overline{\mathrm{NT}}_{0}$ or timer A interrupt request from watch mode when $\text { LSON = } 1$ |
| Status | System oscillator | Operation | Operation | Stopped | Stopped | Stopped |
|  | Subsystem oscillator | Operation | Operation | *1 | Operation | Operation |
| Cancellation method |  | RESET input, STOP/SBY instruction | RESET input, interrupt request | RESET input, STOPC input | RESET input, $\overline{\mathrm{INT}}_{0}$ or timer A interrupt request | RESET input, STOP/SBY instruction |

Notes: 1. Operating or stopping the oscillator can be selected by setting bit 3 of the system clock select register (SSR: \$029).
2. Subactive mode is an optional function; specify it on the function option list.

## HD404669 Series

Table 12 Operations in Low-Power Dissipation Modes

| Function | Stop Mode | Watch Mode | Standby Mode | Subactive Mode*2 |
| :--- | :--- | :--- | :--- | :--- |
| CPU | Reset | Retained | Retained | Operation |
| RAM | Retained | Retained | Retained | Operation |
| Timer A | Reset | Operation | Operation | Operation |
| Timer C | Reset | Stopped | Operation | Operation |
| Timer D | Reset | Stopped | Operation | Operation |
| Serial interface 1 | Reset | Stopped ${ }^{* 1}$ | Operation | Operation |
| DTMF | Reset | Reset | Operation | Reset |
| Comparator | Reset | Stopped | Stopped | Operation |
| I/O | Reset | Retained | Retained | Operation |
|  | (high- |  |  |  |
| impedance) |  |  |  |  |

Notes: 1. When a clock is input in external clock mode, transmit/receive operations are performed, but interrupt operations are halted.
2. Subactive mode is a function option, and should be specified in the function option list.


Figure 14 MCU Status Transitions

## HD404669 Series

Active Mode: All MCU functions operate according to the clock generated by the system oscillator $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$.

Standby Mode: In standby mode, the oscillators continue to operate, but the clocks related to instruction execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and serial interface continue to operate. The power dissipation in this mode is lower than in active mode because the CPU stops. (Interrupts, timers, the serial interface, and other peripheral functions continue to operate. The exception is the comparator, which is halted.)

The MCU enters standby mode when the SBY instruction is executed in active mode.
Standby mode is terminated by a RESET input or an interrupt request. If it is terminated by RESET input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next instruction after the SBY instruction. If the interrupt enable flag is 1 , the interrupt is then processed; if it is 0 , the interrupt request is left pending and normal instruction execution continues. Figure 15 shows a flowchart of MCU operation.


Note: * Only when clearing from standby mode.

Figure 15 MCU Operation Flowchart

## HD404669 Series

Stop Mode: In stop mode, all MCU operations stop and RAM data is retained. Therefore, the power dissipation in this mode is the least of all modes. The $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator stops. For the X 1 and X 2 oscillator to operate or stop can be selected by setting bit 3 of the system clock select register 1 (SSR1: $\$ 029$; operating: $\operatorname{SSR} 13=0$, stop: $\operatorname{SSR} 3=1$ ) (figure 24). The MCU enters stop mode if the STOP instruction is executed in active mode when bit 3 of timer mode register A (TMA: \$008) is set to 0 (TMA3 $=0)($ figure 40$)$.

Stop mode is cleared by a RESET or $\overline{\text { STOPC }} *$ input. The RESET or $\overline{\text { STOPC }}$ input must be held for at least the oscillation stabilization time ( $\mathrm{t}_{\mathrm{RC}}$ ) as shown in figure 16. (refer to the "AC Characteristics" section.) In either of these cases, the MCU will start program execution from the program start address (location 0 ). However, the value of the RAM enable flag (RAME: $\$ 021,3$ ) will be different in these cases. In particular, RAME will be set to 0 for a RESET input and will be set to 1 for a $\overline{\text { STOPC }}$ input.

Also note that while a RESET input is effective in all MCU modes, $\overline{\text { STOPC }}$ is only effective in stop mode, and is ignored in all other modes.

If a program needs to determine if stop mode was cleared by a $\overline{\text { STOPC }}$ input (for example, if the program intends to use the contents of RAM that were stored before stop mode was entered after returning to active mode) the program should test the RAM enable flag with a TEST instruction at the start of the program.

Note: * If stop mode is to be cleared by a $\overline{\text { STOPC }}$ input, applications should set bit 2 of port mode register C $($ PMRC ) to $1(P M R C 2=1)$ before switching to stop mode.


Figure 16 Timing of Stop Mode Cancellation
Watch Mode: In watch mode, the clock function (timer A) using the X1 and X2 oscillator, but other function operations stop. Therefore, the power dissipation in this mode is the second least to stop mode, and this mode is convenient when only clock display is used. In this mode, the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator stops, but the X1 and X2 oscillator operates. The MCU is switched to watch mode by executing a STOP instruction while TMA3 $=1$ in active mode, or by executing a STOP/SBY instruction while LSON is set to 1 or DTON is cleared to 0 in subactive mode.

Watch mode is terminated by a RESET input or a timer-A// $\overline{I N T}_{0}$ interrupt request. For details of RESET input, refer to the Stop Mode section. When terminated by a timer-A $/ \overline{\mathrm{INT}}_{0}$ interrupt request, the MCU enters active mode if LSON $=0$, or subactive mode if $\mathrm{LSON}=1$. After an interrupt request is generated, the time required to enter active mode is $\mathrm{t}_{\mathrm{RC}}$ for a timer A interrupt, and $\mathrm{T}_{\mathrm{X}}$ (where $\mathrm{T}+\mathrm{t}_{\mathrm{RC}}<\mathrm{T}_{\mathrm{X}}<2 \mathrm{~T}+$ $t_{\mathrm{RC}}$ ) for an $\overline{\mathrm{INT}}_{0}$ interrupt, as shown in figures 17 and 18.

## HD404669 Series

Operation during mode transition is the same as that at standby mode cancellation (figure 15).


Figure 17 Interrupt Frame

## HD404669 Series

Subactive Mode: The $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator stops and the MCU operates with a clock generated by the X1 and X2 oscillator. In this mode, functions other than the DTMF generation circuit operate, but since the operating clocks are slow, power consumption is the lowest after watch mode.

The CPU instruction execution speed can be selected as $244 \mu$ s or $122 \mu$ s by setting bit 2 (SSR12) of the system clock select register (SSR1: \$029). Note that the SSR12 value must be changed in active mode. If the value is changed in subactive mode, the MCU may malfunction.

When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active mode, depending on the statuses of the low speed on flag (LSON: \$020, bit 0) and the direct transfer on flag (DTON: \$020, bit 3).

Subactive mode is an optional function that the user must specify on the function option list.
Interrupt Frame: In watch and subactive modes, $\phi_{\text {CLK }}$ is applied to timer A and the $\overline{\mathrm{INT}}_{0}$ circuit. Prescaler W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three interrupt frame periods (T) can be selected by setting the miscellaneous register (MIS: \$00C) (figure 18).

In watch and subactive modes, the timer- $\mathrm{A} / \overline{\mathrm{INT}}_{0}$ interrupt is generated synchronously with the interrupt frame. The interrupt request is generated synchronously with the interrupt strobe timing except during transition to active mode. An overflow and interrupt request in timer A is generated synchronously with the interrupt strobe timing.

## Miscellaneous register (MIS: \$00C)

| Bit | 3 | 2 | 1 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | 0 |  |  |
| Read/Write | W | W | W | W |  |  |
| Bit name | MIS3 | MIS2 | MIS1 | MISO |  |  |
| MIS3 | MIS2 | MIS1 | MISO | T*1 | $\mathrm{trC}^{* 1}$ | Oscillation circuit conditions |
| Buffer control. See figure 37 in the pull-up and pull-down MOS transistor control section |  | 0 | 0 | 0.24414 ms | 0.12207 ms | External clock input |
|  |  | 0.24414 ms*2 |  |  |  |
|  |  |  | 0 | 1 | 15.625 ms | 7.8125 ms | Ceramic oscillator |
|  |  | 1 | 0 | 62.5 ms | 31.25 ms | Crystal oscillator |
|  |  | 1 | 1 | Not used | Not used | - |

Notes: 1. Values of $T$ and $t_{R C}$ when a $32.768-\mathrm{kHz}$ crystal oscillator is used to pins x 1 and x 2 .
2. The value is applied only when direct transfer operation is used.

Figure 18 Miscellaneous Register (MIS)

## HD404669 Series

Direct Transition from Subactive Mode to Active Mode: Available by controlling the direct transfer on flag (DTON: $\$ 020$, bit 3) and the low speed on flag (LSON: $\$ 020$, bit 0 ). The procedures are described below:

- Set LSON to 0 and DTON to 1 in subactive mode.
- Execute the STOP or SBY instruction.
- The MCU automatically enters active mode from subactive mode after waiting for the MCU internal processing time and oscillation stabilization time (figure 19).

Notes: 1. The DTON flag can be set only in subactive mode. It is always reset in active mode.
2. The transition time $\left(\mathrm{T}_{\mathrm{D}}\right)$ from subactive mode to active mode:
$\mathrm{t}_{\mathrm{RC}}<\mathrm{T}_{\mathrm{D}}<\mathrm{T}+\mathrm{t}_{\mathrm{RC}}$


Figure 19 Direct Transition Timing
MCU Operation Sequence: The MCU operates in the sequence shown in figure 20. It is reset by an asynchronous RESET input, regardless of its status.

With the IE flag cleared and an interrupt request flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt request flags are cleared or all interrupts are masked.


## Figure 20 MCU Operating (Low-Power Mode Operation)

Notes: When the MCU is in watch mode or subactive mode, if the high level period before the falling edge of $\overline{\mathrm{INT}}_{0}$ is shorter than the interrupt frame, $\overline{\mathrm{INT}}_{0}$ is not detected. Also, if the low level period after the falling edge of $\overline{\mathrm{INT}}_{0}$ is shorter than the interrupt frame, $\overline{\mathrm{INT}}_{0}$ is not detected.

Edge detection is shown in figure 21. The level of the $\overline{\mathrm{INT}}_{0}$ signal is sampled by a sampling clock. When this sampled value changes to low from high, a falling edge is detected.

## HD404669 Series

In figure 22(a), the level of the $\overline{\mathrm{INT}}_{0}$ signal is sampled by an interrupt frame. In (a) the sampled value is low at point A , and also low at point B . Therefore, a falling edge is not detected. In (b), the sampled value is high at point A , and also high at point B . A falling edge is not detected in this case either.

When the MCU is in watch mode or subactive mode, keep the high level and low level period of $\overline{\mathrm{INT}}_{0}$ longer than interrupt frame.


Figure 21 Edge Detection


Figure 22 Sampling Example

## HD404669 Series

## Internal Oscillator Circuit

A block diagram of the clock generation circuit is shown in figure 23. As shown in table 13, a ceramic oscillator or crystal oscillator can be connected to $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$, and a $32.768-\mathrm{kHz}$ oscillator can be connected to X1 and X2. The system oscillator can also be operated by an external clock. Set bits 0 and 1 (SSR10, SSR11) of system clock select register 1 (SSR1: \$029) and bits 2 and 3 (SSR22, SSR23) of system clock select register 2 (SSR2: $\$ 02 \mathrm{~A}$ ) according to the frequency of the oscillator connected to $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ (figures 24 and 25).

The system clock division ratio can be set with bits 0 and 1 (SSR20, SSR21) of system clock select register 2 (SSR2: \$02A). The value set in these bits does not become valid until watch mode is entered. Therefore, the system clock must be halted temporarily when changing the division ratio.

The system clock division ratio immediately after a reset or when stop mode is cleared can be selected by means of the SEL pin level, division-by-4 being selected when the SEL pin is at Vcc potential, and division-by- 32 when at GND potential.

Note: If the system clock select register 1 and 2 (SSR1, SSR2: $\$ 029, \$ 02 \mathrm{~A}$ ) setting does not match the oscillator frequency, DTMF generation circuit and subsystems using the $32.768-\mathrm{kHz}$ oscillation will malfunction.


Figure 23 Clock Generation Circuit

## HD404669 Series

## System clock select register 1 (SSR1: \$029)

|  | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 0 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SSR13 | SSR12 | SSR11 | SSR10 |


| SSR13 | 32-kHz oscillation stop | SSR23 | SSR22 | SSR11 | SSR10 | System clock selection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Oscillation operates in stop mode | 0 | 0 | 0 | 0 | 400 kHz |
| 1 | Oscillation stops in stop mode |  |  |  | 1 | 800 kHz |
|  |  |  |  | 1 | 0 | 2 MHz |
| SSR12 | 32-kHz Oscillation division ratio selection |  |  |  | 1 | 4 MHz |
| 0 | $\mathrm{f}_{\text {SUB }}=\mathrm{f}_{\mathrm{X}} / 8$ |  | 1 | $\times$ | $\times$ | 3.58 MHz |
| 1 | $\mathrm{f}_{\text {SUB }}=\mathrm{f}_{\mathrm{X}} / 4$ | 1 | 0 | 1 | 1 | 8 MHz |
|  |  |  | 1 | $\times$ | $\times$ | 7.16 MHz |

Note: SSR13 is cleared only by a RESET input. SSR13 will not be cleared by a STOPC input during stop mode, and will retain its value. SSR13 will also not be cleared upon entering stop mode.

Figure 24 System Clock Select Register 1 (SSR1)

## System clock select register 2 (SSR2: \$02A)

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SSR23 | SSR22 | SR21 | SR20 |


| SSR23 | SSR22 | System clock selection*2 | SSR21 | SSR20 | System clock division ratio selection*1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Selected from 400 kHz , | 0 | 0 | Division by 4 |
|  |  | $800 \mathrm{kHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}$ |  | 1 | Division by 8 |
|  | 1 | 3.58 MHz | 1 | 0 | Division by 16 |
| 1 | 0 | 8 MHz |  | 1 | Division by 32 |

Notes : *1 The DTMF generation circuit frequencies are not affected by the system clock division ratio setting.
*2 See system clock select register 1 (SSR1).

Figure 25 System Clock Select Register 2 (SSR2)

Table 13 Oscillator Circuit Examples

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External clock operation | External <br> oscillator <br> Open - OSC $_{1}$$\quad \mathrm{OSC}_{2}$ | - |
| Ceramic oscillator (OSC 1, OSC $_{2}$ ) |  | Ceramic oscillator: CSB400P22 (Murata) CSB400P (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=220 \mathrm{pF} \pm 5 \% \end{aligned}$ <br> Ceramic oscillator: CSB800J122 (Murata), CSB800J (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=220 \mathrm{pF} \pm 5 \% \end{aligned}$ <br> Ceramic oscillator: CSA2.00MG (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \% \end{aligned}$ <br> Ceramic oscillator: CSA4.00MG (Murata) $\mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \%$ $\mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \%$ <br> Ceramic oscillator: CSA3.58MG (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \% \end{aligned}$ <br> Ceramic oscillator: CSA8.00MT (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \% \end{aligned}$ |
| Crystal oscillator (OSC 1, OSC $_{2}$ ) | GND | $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=10 \text { to } 22 \mathrm{pF} \pm 20 \% \\ & \\ & \text { Crystal oscillator: Equivalent circuit at left } \\ & \mathrm{C}_{0}=7 \mathrm{pF} \max \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \max \\ & \mathrm{f}=400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}, 3.58 \mathrm{MHz}, 4 \mathrm{MHz}, \\ & 7.16 \mathrm{MHz}, 8 \mathrm{MHz} \end{aligned}$ |

## HD404669 Series

|  | Circuit Configuration | Circuit Constants |
| :--- | :---: | :--- | :--- |
| Crystal oscillator |  |  |
| (X1, X2) |  |  |

Notes: 1. Circuit constants differ by the different types of crystal oscillators, ceramic oscillators, and with the stray capacitance of the board, so consult the manufacturer of the oscillator to determine the circuit parameters.
2. The wiring between the $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ (X1 and X 2 pins), and the other elements should be as short as possible, and must not cross other wiring. Refer to figure 26.
3. If not using a $32.768-\mathrm{kHz}$ crystal oscillator, fix the X 1 pin to $\mathrm{V}_{\mathrm{Cc}}$ and leave the X 2 pin open.


Figure 26 Typical Layouts of Crystal and Ceramic Oscillator

## HD404669 Series

## Input/Output

The MCU has 47 input/output pins ( $\mathrm{D}_{0}$ to $\mathrm{D}_{5}, \mathrm{D}_{9}$ to $\mathrm{D}_{11}, \mathrm{R} 0_{0}$ to $R 4_{3}$ and $\mathrm{R6}_{0}$ to $R A_{1}$ ) and 5 input pins ( $\mathrm{D}_{12}$, $\mathrm{D}_{13}, \mathrm{RD}_{0}, \mathrm{RD}_{1}$ and $\mathrm{RE}_{0}$ ). The features are described below.

- Four pins $D_{0}$ to $D_{3}$ are high source current ( 10 mA maximum) input/output pins.
- Five pins $D_{4}, D_{5}$, and $D_{9}$ to $D_{11}$ are high sink current ( 15 mA maximum) input/output pins.
- Certain of these input and output pins have shared functions with timers, the serial interface, and other peripheral functions. The $D_{12}, D_{13}, R 0, R 3_{0}, R 3_{2}, R 4, R D_{0}, \mathrm{RD}_{1}$ and $R E_{0}$ pins are shared function pins. The use of these pins as peripheral function pins takes precedence over their use as the D and R port pins. Pins that are set to function as peripheral function pins are switched automatically between their various functions and between the input and output directions according to their specifications under the peripheral function setting.
- Input or output selection for input/output pins and port or peripheral function selection for multiplexed pins are set by software.
- Peripheral function output pins are all CMOS outputs. However, the $\mathrm{SO}_{1}$ pin and the $\mathrm{R}_{3}$ port pin can be set to function as NMOS open drain outputs by software.
- Since the MCU goes to the reset state internally after a reset and in stop mode, the peripheral function settings for these pins are cleared. Furthermore, since the data control registers (DCD and DCR) are also reset, the input/output pins go to the high-impedance state.
- The $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ pin circuits include pull-down MOS transistors, and all the other pin circuits include pullup MOS transistors. Note that the on/off states of the pull-up and pull-down MOS transistors can be set independently of the setting for use as peripheral function pins.

I/O buffer configurations are shown in figures 27 and 28, and I/O pin circuit structures are listed in tables 14 and 15.


Figure 27 I/O Buffer Configuration (with Pull-Up MOS)

## HD404669 Series



Figure 28 I/O Buffer Configuration (with Pull-Down MOS)

Table 14 I/O Pin Control by Register Settings (with Pull-Up MOS)

| MIS3 (bit 3 o |  | 0 |  |  |  | 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCD, DCR |  | 0 |  | 1 |  | 0 |  | 1 |  |
| PDR |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CMOS buffer | PMOS | - | - | - | On | - | - | - | On |
|  | NMOS | - | - | On | - | - | - | On | - |
| Pull-up MOS |  | - | - | - | - | - | On | - | On |

Note: 1. - indicates off status.
2. PDR is not assigned to a RAM address. It is accessed with special input/output instructions.

Table 15 I/O Pin Control by Register Settings (with Pull-Down MOS)

| MIS3 (bit 3 of MIS) |  | 0 |  |  |  | 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCD |  | 0 |  | 1 |  | 0 |  | 1 |  |
| PDR |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CMOS buffer | PMOS | - | - | - | On | - | - | - | On |
|  | NMOS | - | - | On | - | - | - | On | - |
| Pull-down MOS |  | - | - | - | - | On | - | On | - |

Note: 1. - indicates off status.
2. PDR is not assigned to a RAM address. It is accessed with special input/output instructions.

## HD404669 Series

## Table 16 Input/Output Pin Circuit Configurations


Input pins

## HD404669 Series

Table 16 Input/Output Pin Circuit Configurations (cont)

| I/O Pin Type |  | Circuit Configuration | Relevant Pins |
| :---: | :---: | :---: | :---: |
| Peripheral function | Input/output pins |  | $\overline{\mathrm{SCK}}_{1}$ |
|  | Output pins |  | $\mathrm{SO}_{1}$ |
|  |  |  | TOC, TOD |
|  | Input pins |  | $\mathrm{SI}_{1}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}$, $\mathrm{INT}_{3}, \mathrm{INT}_{4}$, EVND |
|  |  | $\mathrm{Do}^{\text {Input data }} \overline{\mathrm{INT}}_{0}, \overline{\text { STOPC }, ~ R E S E T ~}$ | $\overline{\mathrm{NT}_{0}}, \overline{\mathrm{STOPC}}$ RESET |

[^1] impedance state and peripheral function selections are cleared.

## HD404669 Series

## D Port

The D port consists of 9 input/output pins and 2 input-only pins that can be addressed individually on a perbit basis. The $D_{0}$ to $D_{3}$ pins are high source current input/output pins and the $D_{4}, D_{5}$, and $D_{9}$ to $D_{11}$ pins are high sink current input/output pins. The $\mathrm{D}_{12}$ and $\mathrm{D}_{13}$ pins are input-only pins.

The $D_{0}$ to $D_{5}$ and $D_{9}$ to $D_{11}$ pins can be set or reset by the SED/RED and SEDD/REDD instructions. The output data is stored in the port data register for the pin. All the D port pins can be tested using the TD and TDD instructions.

The $D$ port data control registers (DCD0 to DCD2: $\$ 02 \mathrm{C}$ to $\$ 02 \mathrm{E}$ ) are used to turn the $\mathrm{D}_{0}$ to $\mathrm{D}_{5}$ and $\mathrm{D}_{9}$ to $\mathrm{D}_{11}$ pin output buffers on and off. The DCD registers are mapped to addresses in the RAM area. (figure 29.)

The $D_{12}$ and $D_{13}$ pins have shared functions as internal peripheral function pins and the $\overline{\mathrm{STOPC}}$ and $\overline{\mathrm{INT}}_{0}$ pins. Port mode register C (PMRC: \$025) bits 2 and 3 (PMRC2 and PMRC3) are used to switch the functions of these pins. (figure 32.)

## HD404669 Series

| Data control register |  | (DCDO to 2: \$02C to \$02E) <br> (DCR0 to 4, DCR6 to A: \$030 to \$034, \$036 to \$03A) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DCDO to DCD2 |  |  |  |  |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | $\begin{aligned} & \text { DCD03, } \\ & \text { DCD23 } \end{aligned}$ | $\begin{aligned} & \text { DCD02, } \\ & \text { DCD22 } \end{aligned}$ | $\begin{aligned} & \text { DCD01- } \\ & \text { DCD21 } \end{aligned}$ | $\begin{aligned} & \text { DCD00- } \\ & \text { DCD10 } \end{aligned}$ |
| DCR0 to DCR4 DCR6 to DCRA |  |  |  |  |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | $\begin{aligned} & \text { DCR03- } \\ & \text { DCR43 } \end{aligned}$ | $\begin{aligned} & \text { DCR02- } \\ & \text { DCR42 } \end{aligned}$ | $\begin{aligned} & \text { DCR01- } \\ & \text { DCR41 } \end{aligned}$ | $\begin{aligned} & \text { DCRO0- } \end{aligned}$ |
|  | DCR63DCR93 | $\begin{aligned} & \text { DCR62- } \\ & \text { DCR92 } \end{aligned}$ | DCR61DCRA1 | $\begin{aligned} & \text { DCR60- } \\ & \text { DCRAO } \end{aligned}$ |

Note: Other bits are not used.
All Bits CMOS Buffer Control

| 0 | CMOS buffer Off (high-impedance) |
| :--- | :--- |
| 1 | CMOS buffer active |

Correspondence between ports and DCD/DCR bits

| Register Name | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| DCD0 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| DCD1 | - | - | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ |
| DCD2 | $\mathrm{D}_{11}$ | $\mathrm{D}_{10}$ | $\mathrm{D}_{9}$ | - |
| DCR0 | $\mathrm{RO}_{3}$ | $\mathrm{RO}_{2}$ | $\mathrm{RO}_{1}$ | $\mathrm{RO}_{0}$ |
| DCR1 | $\mathrm{R1}_{3}$ | R 12 | $\mathrm{R1} 1$ | $\mathrm{R} 1_{0}$ |
| DCR2 | R 23 | R 22 | R 21 | $\mathrm{R} 2_{0}$ |
| DCR3 | $\mathrm{R}_{3}$ | R 32 | R3 ${ }_{1}$ | $R 3_{0}$ |
| DCR4 | R43 | $\mathrm{R} 4_{2}$ | R41 | R40 |
| DCR6 | $\mathrm{R6}_{3}$ | $\mathrm{R6} 2$ | R61 | $\mathrm{R6} 0_{0}$ |
| DCR7 | $\mathrm{R}_{3}$ | $\mathrm{R} 7_{2}$ | R7 ${ }_{1}$ | $\mathrm{R} 7_{0}$ |
| DCR8 | $\mathrm{R8}_{3}$ | $\mathrm{R8} 2$ | $\mathrm{R} 8_{1}$ | R 80 |
| DCR9 | $\mathrm{R9}_{3}$ | $\mathrm{R9} 2$ | R91 | $\mathrm{R} 9_{0}$ |
| DCRA | - | - | $\mathrm{RA}_{1}$ | $\mathrm{RA}_{0}$ |

Figure 29 Data Control Registers (DCD, DCR)

## HD404669 Series

## R Port

The $R$ port consist of 38 input/output pins and 3 input pins that can be addressed in groups of 4 bits. Data can be input using the LAR and LBR instructions, and data can be output using the LRA and LRB instructions. Output data is stored in the port data register for the corresponding pin.

The R port data control registers (DCR0 to DCR4 and DCR6 to DCRA: $\$ 030$ to $\$ 034$, and $\$ 036$ to $\$ 03 \mathrm{~A}$ ) are used to turn the R port output buffers on and off. The DCR registers are mapped to addresses in the RAM area. (figure 29.)

The $\mathrm{R} 0_{0}$ to $\mathrm{R} 0_{4}$ port pins have shared functions as the external interrupt input pins $\overline{\mathrm{INT}}_{1}$ to $\mathrm{INT}_{4}$. Port mode register B (PMRB \$024) is used to set these pins to their peripheral function usage. (figure 31.)

The $\mathrm{R} 4_{0}$ port pin has a shared function as the EVND peripheral function pin. Port mode register C (PMRC: $\$ 025$ ) bit 1 (PMRC1) is used to switch the function of this pin. (figure 32.)

The $\mathrm{R} 3_{1}$ and $\mathrm{R} 3_{2}$ port pins have shared functions as the TOC and TOD peripheral function pins. Timer mode register C2 (TMC2: \$014) bits 0 to 2 (TMC20 to TMC22) and timer mode register D2 (TMD2: \$015) are used to set these pins to their peripheral function usage. (figures 33 and 34.)

The $\mathrm{R} 4_{1}$ to $\mathrm{R} 4_{3}$ port pins have shared functions as the $\overline{\mathrm{SCK}}_{1}, \mathrm{SI}_{1}$, and $\mathrm{SO}_{1}$ peripheral function pins. Serial mode register 1A (SM1A: \$005) bit 3 (SM1A3) and port mode register A (PMRA: \$004) bits 0 and 1 (PMRA0 and PMRA1) are used to set these pins to their peripheral function usage. (figures 30 and 35.)

The $\mathrm{R}_{3} / \mathrm{SO}_{1}$ pin can be set to function as an NMOS open drain output with the output buffer off. Miscellaneous register (MIS: \$00C) bit 2 (MIS2) is used for this setting. (figure 37.)

The $\mathrm{RD}_{0}$ and $\mathrm{RD}_{1}$ port pins have shared functions as the $\mathrm{COMP}_{0}$ and $\mathrm{COMP}_{1}$ peripheral function pins. The compare enable register (CER: $\$ 018$ ) is used to set these pins to their comparator pin functions. (figure 36 .)


Figure 30 Port Mode Register A (PMRA)

## HD404669 Series

## Port mode register B (PMRB: \$024)

|  | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 3 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | PMRB3 | PMRB2 | PMRB1 | PMRB0 |


| PMRB3 | $\mathrm{RO}_{3} / \mathrm{INT}_{4}$ mode selection | PMRB0 | $\mathrm{R} 0_{0} / \overline{/ N T}_{1}$ mode selection |
| :---: | :---: | :---: | :---: |
| 0 | $\mathrm{RO}_{3}$ | 0 | $\mathrm{RO}_{0}$ |
| 1 | $\mathrm{INT}_{4}$ | 1 | $\overline{\mathrm{INT}}_{1}$ |
| PMRB2 | $\mathrm{RO}_{2} / \mathrm{INT}_{3}$ mode selection | PMRB1 | $\mathrm{R} 0_{1} / \mathrm{INT}_{2}$ mode selection |
| 0 | $\mathrm{RO}_{2}$ | 0 | $\mathrm{RO}_{1}$ |
| 1 | $\mathrm{INT}_{3}$ | 1 | $\mathrm{INT}_{2}$ |

Figure 31 Port Mode Register B (PMRB)

Port mode register C (PMRC: \$025)


Figure 32 Port Mode Register C (PMRC)

Timer mode register C2 (TMC2: \$014)


Figure 33 Timer Mode Register C2 (TMC2)

| Timer mode register D2 (TMD2: \$015) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Initial value | 3 |  | 2 | 1 |  | 0 |
|  | 0 | 0 |  | 0 | 0 |  |
| Read/Write | R/W P/ |  | R/W | R/W | R/W |  |
| Bit name | TMD23 | 23 TMD | TMD22 | TMD21 | 1 TMD20 |  |
| TMD23 | TMD22 | TMD21 | TMD |  | R3 ${ }_{2}$ /T | mode selection |
| 0 | 0 | 0 | 0 | P | R3 2 | R3 ${ }_{2}$ port |
|  |  |  | 1 | T | TOD | Toggle output |
|  |  | 1 | 0 | T | TOD | 0 output |
|  |  |  | 1 |  | TOD | 1 output |
|  | 1 | 0 | 0 | - | - | Not used |
|  |  |  | 1 |  |  |  |
|  |  | 1 | 0 |  |  |  |
|  |  |  | 1 |  | TOD | PWM output |
| 1 | $\times$ | $\times$ | $\times$ |  | R32 | Input capture ( $\mathrm{R}_{2}$ port) |
| $\times$ : Don't care |  |  |  |  |  |  |

Figure 34 Timer Mode Register D2 (TMD2)

## HD404669 Series

## Serial mode register 1A (SM1A: \$005)

| Bit | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SM1A3 | SM1A2 | SM1A1 | SM1A0 |


| SM1A3 | $\mathbf{R 4}_{1} / \overline{\mathbf{S C K}}_{1}$ mode selection | SM1A2 | SM1A1 | SM1A0 | $\overline{S C K}_{1}$ | Clock source | Prescaler division ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R41 | 0 | 0 | 0 | Output | Prescaler | $\div 2048$ |
| 1 | $\overline{\mathrm{SCK}}_{1}$ |  |  | 1 | Output | Prescaler | $\div 512$ |
|  |  |  | 1 | 0 | Output | Prescaler | $\div 128$ |
|  |  |  |  | 1 | Output | Prescaler | $\div 32$ |
|  |  | 1 | 0 | 0 | Output | Prescaler | $\div 8$ |
|  |  |  |  | 1 | Output | Prescaler | $\div 2$ |
|  |  |  | 1 | 0 | Output | System clock | - |
|  |  |  |  | 1 | Input | External clock | - |

Figure 35 Serial Mode Register 1A (SM1A)

Compare enable register (CER: \$018)


Figure 36 Compare Enable Register (CER)

## Pull-up and Pull-down MOS Transistor Control

The $D_{4}, D_{5}, D_{9}$ to $D_{11}$, and the $R$ port pins have built-in pull-up MOS transistors that can be controlled by software, and the $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ pins have built-in pull-down MOS transistors that can be controlled by software.

The on/off status of all these transistors is controlled by bit 3 (MIS3) of the miscellaneous register (MIS: $\$ 00 \mathrm{C}$ ), and the on/off status of an individual transistor can also be controlled by the port data register (PDR) of the corresponding pin-enabling on/off control of that pin alone (tables 14, 15 and figure 37).

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.


Figure 37 Miscellaneous Register (MIS)
How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to $\mathrm{V}_{\mathrm{CC}}$ to prevent LSI malfunctions due to noise. These pins must either be pulled up to $\mathrm{V}_{\mathrm{CC}}$ by their pull-up MOS transistors or by resistors of about $100 \mathrm{k} \Omega$. Pins provided with pull-down MOS should be pulled down to GND potential with the built-in pull-down MOS or connected to GND.

## HD404669 Series

## Prescalers

The MCU has the following two prescalers, S and W .
The prescalers operating conditions are listed in table 17, and the prescalers output supply is shown in figure 38. The timers A, C, D input clocks except external events, the serial transmit clock except the external clock, are selected from the prescaler outputs, depending on corresponding mode registers.

Table 17 Prescaler Operating Conditions

| Prescaler | Input Clock | Reset Conditions | Stop Conditions |
| :--- | :--- | :--- | :--- |
| Prescaler S | System clock (in active and <br> standby mode), <br> Subsystem clock (in subactive <br> mode) | MCU reset | MCU reset, <br> stop mode, <br> watch mode |
| Prescaler W | Clock derived by dividing <br> subsystem clock 32.768 kHz <br> oscillation by 8 | MCU reset, <br> software* | MCU reset, <br> stop mode |

Note: * If bits TMA3 to TMA1 in timer mode register A (TMA) are all set to 1, PSW is cleared to $\$ 00$.


Figure 38 Prescaler Output Supply

## Prescaler Operation

Prescaler S: 11-bit counter that inputs the system clock signal. After being reset to $\$ 000$ by MCU reset, prescaler S divides the system clock. Prescaler $S$ keeps counting, except in watch and stop modes and at MCU reset.

Prescaler W: Five-bit counter that inputs the X1 input clock signal ( $32-\mathrm{kHz}$ crystal oscillation) divided by eight. After being reset to $\$ 00$ by MCU reset, prescaler W divides the input clock. Prescaler W can be reset by software.

## HITACHI

## Timers

The MCU has three timer/counters (A, C, D).

- Timer A: Free-running timer
- Timer C: Multifunction timer
- Timer D: Multifunction timer

Timer A is an 8 -bit free-running timer. Timers $\mathrm{C}, \mathrm{D}$ are 8-bit multifunction timers, whose functions are listed in table 18. The operating modes are selected by software.

## Table 18 Timer Functions

| Functions |  | Timer A | Timer C | Timer D |
| :---: | :---: | :---: | :---: | :---: |
| Clock source | Prescaler S | Available | Available | Available |
|  | Prescaler W | Available | - | - |
|  | External event | - | - | Available |
| Timer functions | Free-running | Available | Available | Available |
|  | Time-base | Available | - | - |
|  | Event counter | - | - | Available |
|  | Reload | - | Available | Available |
|  | Watchdog | - | Available | - |
|  | Input capture | - | - | Available |
| Timer outputs | Toggle | - | Available | Available |
|  | 0 output | - | Available | Available |
|  | 1 output | - | Available | Available |
|  | PWM | - | Available | Available |

Note: —implies not available.

## Timer A

Timer A Functions: Timer A has the following functions.

- Free-running timer
- Clock time-base

The block diagram of timer A is shown in figure 39.

## HD404669 Series



Figure 39 Block Diagram of Timer A

## Timer A Operations

Free-running timer operation: The timer A input clock is selected by timer mode register A (TMA: $\$ 008$ ). Timer A is reset to $\$ 00$ by an MCU reset, and counts up each time the input clock is input. When the input clock is input after the timer A value reaches $\$ \mathrm{FF}$, overflow output is generated, and the timer A value becomes $\$ 00$. The generated overflow output sets the timer A interrupt request flag (IFTA: $\$ 001,2$ ). Timer A continues counting up after the count value returns to $\$ 00$, so that an interrupt is generated regularly every 256 input clock cycles.

Realtime clock time base operation: Timer A can be used as the realtime clock time base by setting bit 3 (TMA3) of timer mode register A to 1 . As the prescaler W output is input to timer counter A (TCA), interrupts are generated with accurate timing using the 32.768 kHz crystal oscillator as the basic clock. When timer A is used as the realtime clock time base, prescaler W and timer counter A (TCA) can be reset to $\$ 00$ by the program.

## Registers for Timer A Operation

Timer A operating modes are set by the following registers.
Timer mode register A (TMA: \$008): Four-bit write-only register that selects timer A’s operating mode and input clock source as shown in figure 40.

Timer mode register A (TMA: \$008)

$\times$ : Don't care
Note: 1. $\mathrm{t}_{\text {Wcyc }}=244.14 \mu \mathrm{~s}$ (when a $32.768-\mathrm{kHz}$ crystal oscillator is used)
2. Timer counter overflow output period (seconds) = input clock period (seconds) $\times 256$.
3. The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur.

Figure 40 Timer Mode Register A (TMA)

## HD404669 Series

## Timer C

Timer C Functions: Timer C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (toggle, 0,1 , and PWM outputs)

The block diagram of timer $C$ is shown in figure 41.


Figure 41 Block Diagram of Timer C

## HD404669 Series

## Timer C Operations

Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register C1 (TMC1: \$00D).

Timer C is initialized to the value set in timer write register C (TWCL: \$00E, TWCU: \$00F) by software and incremented by one at each clock input. If an input clock is applied to timer C after it has reached $\$ \mathrm{FF}$, an overflow is generated. In this case, if the reload timer function is enabled, timer C is initialized to its initial value set in timer write register C (TWCL: \$00E, TWCU: \$00F); if the free-running timer function is enabled, the timer is initialized to $\$ 00$ and then incremented again.

The overflow sets the timer C interrupt request flag (IFTC: \$002, bit 2 ). The timer C interrupt request flag is reset by the program, an MCU reset or a transition to stop mode. For details, see figure 3, Configuration of Interrupt Control Bits and Register Flag Area, and table 1, Initial Values after MCU Reset.

Watchdog timer operation: Timer C is used as a watchdog timer for detecting out-of-control program routines by setting the watchdog on flag (WDON: $\$ 020$, bit 1 ) to 1 . If a program routine runs out of control and an overflow is generated, the MCU is reset. Program run can be controlled by initializing timer C by software before it reaches $\$ F F$.

Timer output operation: The following four output modes can be selected for timer C by setting timer mode register C2 (TMC2: \$014). With timer C , the $\mathrm{R} 3_{1} / \mathrm{TOC}$ pin is designated as the TOC pin, and toggle waveform output, low-level output, high-level output, or PWM waveform output can be selected, by timer mode register C2 (TMC2: \$014). TOC pin output is initialized to the low level by an MCU reset.

- Toggle output

With toggle output, the output level is changed upon input of the next clock pulse after the timer C value reaches $\$$ FF. Use of this function in combination with the reload timer allows a clock signal with any period to be output, enabling it to be used as buzzer output. The output waveform is shown in figure 42.

- Low-level output

With low-level output, the output is changed to the low level when timer C overflows. This function should be used when the output is high.

- High-level output

With high-level output, the output is changed to the high level when timer C overflows. This function should be used when the output is low.

- PWM output

With PWM output, variable-duty pulses are output. The output waveform is as shown in figure 42, according to the contents of timer mode register C1 (TMC1: \$00D) and timer write register C (TWCL: \$00E, TWCU: \$00F).

## HITACHI



Figure 42 Timer Output Waveforms

## HD404669 Series

## Registers for Timer C Operation

By using the following registers, timer C operation modes are selected and the timer C count is read and written.

- Timer mode register C1 (TMC1: \$00D)
- Timer mode register C2 (TMC2: \$014)
- Timer write register C (TWCL: \$00E, TWCU: \$00F)
- Timer read register C (TRCL: \$00E, TRCU: \$00F)

Timer mode register C1 (TMC1: \$00D): Four-bit write-only register that selects the free-running/reload timer function, and the prescaler division ratio as shown in figure 43. It is reset to $\$ 0$ by MCU reset or in stop mode.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register C1 write instruction. Setting timer C's initialization by writing to timer write register C (TWCL: $\$ 00 \mathrm{E}, \mathrm{TWCU}: \$ 00 \mathrm{~F}$ ) must be done after a mode change becomes valid.

Timer mode register C1 (TMC1: \$00D)

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | TMC13 | TMC12 | TMC11 | MC10 |


| TMC13 | Free-running/reload timer selection | TMC12 | TMC11 | TMC10 | Input clock period |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Free-running timer | 0 | 0 | 0 | $2048 \mathrm{t}_{\text {cyc }}$ |
| 1 | Reload timer |  |  | 1 | $1024 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | 0 | $512 \mathrm{t}_{\text {cyc }}$ |
|  |  |  |  | 1 | $128 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | 0 | 0 | $32 \mathrm{t}_{\text {cyc }}$ |
|  |  |  |  | 1 | $8 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | 0 | $4 t_{\text {cyc }}$ |
|  |  |  |  | 1 | $2 \mathrm{t}_{\text {cyc }}$ |

Figure 43 Timer Mode Register C1 (TMC1)

Timer mode register C2 (TMC2: \$014): Timer mode register C2 (TMC2: \$014) is a 3-bit read/write register, used to switch the function of the R31/TOC pin and select the timer C output mode as shown in figure 44.

Timer mode register C2 (TMC2: \$014) is reset to $\$ 0$ by an MCU reset or in stop mode.

| Timer mode register C2 (TMC2: \$014) |  |  |  |  | R3 ${ }_{1} /$ TOC mode selection |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Initial value <br> Read/Write <br> Bit name | 3 | 2 | 1 | 0 |  |  |
|  | - | 0 | 0 | 0 |  |  |
|  | - | R/W | R/W | R/W |  |  |
|  | Not used | TMC22 | TMC21 | TMC20 |  |  |
|  |  | TMC22 | TMC21 | TMC20 |  |  |
|  |  | 0 | 0 | 0 | R3 ${ }_{1}$ | R31 port |
|  |  |  |  | 1 | TOC | Toggle output |
|  |  |  | 1 | 0 | TOC | 0 output |
|  |  |  |  | 1 | TOC | 1 output |
|  |  | 1 | 0 | 0 | - | Not used |
|  |  |  |  | 1 |  |  |
|  |  |  | 1 | 0 |  |  |
|  |  |  |  | 1 | TOC | PWM output |

Figure 44 Timer Mode Register C2 (TMC2)
Timer write register C (TWCL: \$00E, TWCU: \$00F): Timer write register C (TWCL: \$00E, TWCU: $\$ 00 \mathrm{~F}$ ) is a write-only register composed of a lower digit (TWCL: \$00E) and an upper digit (TWCU: \$00F).

The lower digit (TWCL) of timer write register C is reset to $\$ 0$ by an MCU reset or in stop mode, while the upper digit (TWCU) is undetermined.

Timer C can be initialized by writing to timer write register C (TWCL, TWCU). To write the data, first write the lower digit (TWCL). The lower digit write does not change the timer C value. Next, write the upper digit (TWCU). Timer C is then initialized to the timer write register C (TWCL, TWCU) value. When writing to timer write register C (TWCL, TWCU) from the second time onward, if it is not necessary to change the lower digit (TWCL) reload value, timer C initialization is completed by the upper digit write alone.

## HD404669 Series



Figure 45 Timer Write Register C Lower Digit (TWCL)

| Timer write register C (upper digit) (TWCU: \$00F) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | W | W | W | W |
| Bit name | TWCU3 | TWCU2 | TWCU1 | TWCU0 |

## Figure 46 Timer Write Register C Upper Digit (TWCU)

Timer read register C (TRCL: \$00E, TRCU: \$00F): Timer read register C (TRCL: \$00E, TRCU: \$00F) is a read-only register composed of a lower digit (TRCL: \$00E), and an upper digit (TRCU: \$00F) from which the value of the upper digit of timer C is read directly.

First, read the upper digit (TRCU) of timer read register C. The current value of the timer $C$ upper digit is read and, at the same time, the value of the timer C lower digit is latched in the lower digit (TRCL) of timer read register C . The timer C value is obtained when the upper digit (TRCU) of timer read register C is read by reading the lower digit (TRCL) of timer read register C.

| Timer read register C (lower digit) (TRCL: \$00E) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Bit name | TRCL3 | TRCL2 | TRCL1 | TRCL0 |

Figure 47 Timer Read Register C Lower Digit (TRCL)

## HITACHI

## HD404669 Series



Figure 48 Timer Read Register C Upper Digit (TRCU)

## Timer D

Timer D Functions: Timer D has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, low-level, high-level, and PWM outputs)
- Input capture timer

The block diagram for each operation mode of timer $D$ is shown in figures 49(1) and 49(2).

## HD404669 Series



Figure 49(1) Block Diagram of Timer D (Free-Running/Reload Timer/Event Counter Modes)


Figure 49(2) Block Diagram of Timer D (Input Capture Timer)

## HD404669 Series

## Timer D Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register D1 (TMD1: \$010).
Timer D is initialized to the value set in timer write register D (TWDL: \$011, TWDU: \$012) by software and incremented by one at each clock input. If an input clock is applied to timer $D$ after it has reached $\$ F F$, an overflow is generated. In this case, if the reload timer function is enabled, timer D is initialized to its initial value set in timer write register D (TWDL: \$011, TWDU: \$012); if the freerunning timer function is enabled, the timer is initialized to $\$ 00$ and then incremented again.
The timer D interrupt request flag (IFTD: $\$ 003,0$ ) is reset by the program, and by an MCU reset or a transition to stop mode. For details, see figure 3, Configuration of Interrupt Control Bits and Register Flag Areas, and table 1, Initial Values after MCU Reset.
- External event counter operation: When external event input is designated for the input clock by timer mode register D1 (TMD1), timer D operates as an external event counter.In this case, pin R40/EVND must be set to EVND by port mode register C (PMRC: \$025).

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the external event detection edge by detection edge select register 2 (ESR2: \$027). When both rising and falling edges detection is selected, the time between the falling edge and rising edge of input signals must be $2 t_{\text {cyc }}$ or longer.
Timer D is incremented by one at each detection edge selected by detection edge select register 2 (ESR2: \$027). The other operation is basically the same as the free-running/reload timer operation.

- Timer output operation: The following four output modes can be selected for timer D by setting timer mode register D2 (TMD2: \$015).


## Toggle

Low-level output
Hige-level output
PWM output
Pin $\mathrm{R} 3_{2} /$ TOD is set to TOD.

- Toggle output: The operation is basically the same as that of timer-C's toggle output.
- 0 output: The operation is basically the same as that of timer-C's 0 output.
- 1 output: The operation is basically the same as that of timer-C's 1 output.
- PWM output: The operation is basically the same as that of timer-C's PWM output.


## HITACHI

## HD404669 Series

- Input capture timer operation: The input capture timer counts the clock cycles between trigger edges input to pin EVND.
Either falling or rising edge, or both falling and rising edges of input signals can be selected as the trigger input edge by detection edge select register 2 (ESR2: \$027).
When a trigger edge is input to EVND, the count of timer D is written to timer read register D (TRDL: \$011, TRDU: \$012), and the timer D interrupt request flag (IFTD: $\$ 003$, bit 0 ) and the input capture status flag (ICSF: $\$ 021$, bit 0 ) are set. Timer D is reset to $\$ 00$, and then incremented again. While ICSF is set, if a trigger input edge is applied to timer D , or if timer D generates an overflow, the input capture error flag (ICEF: $\$ 021$, bit 0 ) is set. ICSF and ICEF are reset to 0 by MCU reset or by writing 0 .

By selecting the input capture operation, pin $\mathrm{R} 3_{2} / \mathrm{TOD}$ is set to $\mathrm{R} 3_{2}$ and timer D is reset to $\$ 00$.
Registers for Timer D Operation: By using the following registers, timer D operation modes are selected and the timer D count is read and written.

Timer mode register D1 (TMD1: \$010)
Timer mode register D2 (TMD2: \$015)
Timer write register D (TWDL: \$011, TWDU: \$012)
Timer read register D (TRDL: \$011, TRDU: \$012)
Port mode register C (PMRC: \$025)
Detection edge select register 2 (ESR2: \$027)
Timer mode register D1 (TMD1: \$010): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 50 . Timer mode register D1 (TMD1: $\$ 010$ ) is reset to $\$ 0$ by an MCU reset or in stop mode.

- Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register D1 (TMD1: \$010) write instruction. Setting timer D's initialization by writing to timer write register D (TWDL: \$011, TWDU: \$012) must be done after a mode change becomes valid.
- When selecting the input capture timer operation, select the internal clock as the input clock source. When designating external event input for the input clock, set bit 1 (PMRC1) of port mode register C (PMRC) to 1.


## HD404669 Series



Figure 50 Timer Mode Register D1 (TMD1)

## HD404669 Series

Timer mode register D2 (TMD2: \$015): Timer mode register D2 (TMD2: \$015) is a 4-bit read/write register, used to switch the function of the $\mathrm{R} 3_{2} / \mathrm{TOD}$ pin and select the timer D output mode as shown in figure 51. Timer mode register D2 (TMD2: \$015) is reset to $\$ 0$ by an MCU reset and in stop mode.


Figure 51 Timer Mode Register D2 (TMD2)
Timer write register D (TWDL: \$011, TWDU: \$012): Write-only register consisting of the lower digit (TWDL: \$011) and the upper digit (TWDU: \$012). The operation of timer write register D is basically the same as that of timer write register C (TWCL: \$00E, TWCU: \$00F).


Figure 52 Timer Write Register D Lower Digit (TWDL)

## HITACHI

## HD404669 Series

| Timer write register D (upper digit) (TWDU: \$012) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | W | W | W | W |
| Bit name | TWDU3 | TWDU2 | TWDU1 | TWDU0 |

Figure 53 Timer Write Register D Upper Digit (TWDU)
Timer read register D (TRDL: \$011, TRDU: \$012): Read-only register consisting of the lower digit (TRDL) and the upper digit (TRDU). The operation of timer read register D is basically the same as that of timer read registerC (TRCL: \$00E, TRCU: \$00F).

When the input capture timer operation is selected and if the count of timer $D$ is read after a trigger is input, either the lower or upper digit can be read first.

| Timer read register D (lower digit) (TRDL: \$011) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Bit name | TRDL3 | TRDL2 | TRDL1 | TRDL0 |

Figure 54 Timer Read Register D Lower Digit (TRDL)

| Timer read register D (upper digit) (TRDU: \$012) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Bit name | TRDU3 | TRDU2 | TRDU1 | TRDU0 |

Figure 55 Timer Read Register D Upper Digit (TRDU)

## HITACHI

## HD404669 Series

Port mode register C (PMRC: \$025): Write-only register that selects $\mathrm{R} 4_{0} /$ EVND pin function as shown in figure 56. It is reset to $\$ 0$ by MCU reset.

Port mode register C (PMRC: \$025) bits 3 and 1 (PMRC3, PMRC1) are reset to 00 by an MCU reset or in stop mode. Bit 2 (PMRC2) is reset to 0 by an MCU reset, but retains its previous setting in stop mode.


Figure 56 Port Mode Register C (PMRC)

## HD404669 Series

Detection edge select register 2 (ESR2: \$027): Write-only register that selects the detection edge of signals input to pin EVND as shown in figure 57. It is reset to $\$ 0$ by an MCU reset or in stop mode.


Figure 57 Detection Edge Select Register 2 (ESR2)

## Serial Interface

## Serial Interface Overview

## Function

- 8-bit serial data transmission/reception


## Features

- Multiple transmit clock sources
- External clock
- Internal prescaler output clock
- System clock
- High/low control in idle states


## Configuration

- Serial data register 1 (SR1L: \$006, SR1U: \$007)
- Serial mode register 1 A (SM1A: \$005)
- Serial mode register 1 B (SM1B: \$028)
- Port mode register A (PMRA: \$004)
- Miscellaneous register (MIS: \$00C)
- Octal counter (OC1)
- Selector

The block diagram of the serial interface is shown in figure 58.

## HD404669 Series



Figure 58 Block Diagram of Serial Interface

## HD404669 Series

## Serial Interface Operation

Selecting and Changing the Operating Mode: Table 19 lists the serial interface's operating modes. To select an operating mode, use one of these combinations of port mode register A (PMRA: \$004) and serial mode register 1A (SM1A: \$005) settings; to change the operating mode, always initialize the serial interface internally by writing data to serial mode register 1A (SM1A: \$005). Note that the serial interface is initialized by writing data to serial mode register $1 \mathrm{~A}(\mathrm{SM} 1 \mathrm{~A}: \$ 005)$. Refer to the following Serial Mode Register 1A section for details.
Pin Setting: The $\mathrm{R} 41 / \overline{\mathrm{SCK}}_{1}$ pin is controlled by writing data to serial mode register 1A (SM1A: \$005). The $\mathrm{R} 4_{2} / \mathrm{SI}_{1}$ and $\mathrm{R} 4_{3} / \mathrm{SO}_{1}$ pins are controlled by writing data to port mode register A (PMRA: \$004). Refer to the following Registers for Serial Interface section for details.

Transmit Clock Source Setting: The transmit clock source is set by writing data to serial mode register 1A (SM1A: \$005) and serial mode register 1B (SM1B: \$028). Refer to the following Registers for Serial Interface section for details.

Data Setting: Transmit data is set by writing data to the serial data register 1 (SR1L: \$006, SR1U: \$007). Receive data is obtained by reading the contents of the serial data register 1 (SR1L: \$006, SR1U: \$007). The serial data is shifted by the transmit clock and is input from or output to an external system.

The output level of the $\mathrm{SO}_{1}$ pin is invalid until the first data is output after MCU reset, or until the High/Low level control in idle states is performed.

Table 19 Serial Interface Operating Modes

| SM1A | PMRA |  |  |
| :--- | :--- | :--- | :--- |
| Bit 3 | Bit $\mathbf{1}$ | Bit $\mathbf{0}$ | Operating Mode |
| 1 | 0 | 0 | Serial clock continuous output mode |
|  |  | 1 | Transmit mode |
|  | 1 | 0 | Receive mode |
|  |  | 1 | Transmit/receive mode |

Transfer Control: The serial interface is activated by the STS instruction. The octal counter is reset to 000 by this instruction, and it increments at the rising edge of the transmit clock. When the eighth transmit clock signal is input or when serial transmission/receive is discontinued, the octal counter is reset to 000, the serial 1 interrupt request flag (IFS1: \$003, bit 2) is set, and the transfer stops.
When the prescaler output is selected as the transmit clock, the transmit clock frequency is selected as $4 \mathrm{t}_{\text {cyc }}$ to $8192 \mathrm{t}_{\text {cyc }}$ by setting bits 2 to 0 (SM1A2-SM1A0) of serial mode register 1 A (SM1A: $\$ 005$ ) and bit 0 (SM1B0) of serial mode register 1B (SM1B: \$028) as listed in table 20.

## HD404669 Series

Table 20 Serial Transmit Clock (Prescaler Output)

| SM1B |  | SM1A |  | Transmit Clock Division Ratio | Transmit Clock Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 0 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0 | 0 | 0 | 0 | $\left(\emptyset_{\text {PER }} / 2048\right) \div 2$ | $4096 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\left(\varnothing_{\text {PER }} / 512\right) \div 2$ | $1024 t_{\text {cyc }}$ |
|  |  | 1 | 0 | $\left(\varnothing_{\text {PER }} / 128\right) \div 2$ | $256 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\left(\emptyset_{\text {PER }} / 32\right) \div 2$ | $64 t_{\text {cyc }}$ |
|  | 1 | 0 | 0 | $\left(\varnothing_{\text {PER }} / 8\right) \div 2$ | $16 t_{\text {cyc }}$ |
|  |  |  | 1 | $\left(\varnothing_{\text {PER }} / 2\right) \div 2$ | $4 t_{\text {cyc }}$ |
| 1 | 0 | 0 | 0 | $\left(\emptyset_{\text {PER }} / 2048\right) \div 4$ | $8192 t_{\text {cyc }}$ |
|  |  |  | 1 | $\left(\varnothing_{\text {PER }} / 512\right) \div 4$ | $2048 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | 0 | $\left(\varnothing_{\text {PER }} / 128\right) \div 4$ | $512 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\left(\emptyset_{\text {PER }} / 32\right) \div 4$ | $128 \mathrm{t}_{\text {cyc }}$ |
|  | 1 | 0 | 0 | $\left(\varnothing_{\text {PER }} / 8\right) \div 4$ | $32 t_{\text {cyc }}$ |
|  |  |  | 1 | $\left(\varnothing_{\text {PER }} / 2\right) \div 4$ | $8 \mathrm{t}_{\text {cyc }}$ |

Operating States: The serial interface has the operating states shown in figure 59 in external clock mode and internal clock mode.

STS wait state
Transmit clock wait state
Transfer state
Serial clock continuous output state (internal clock mode only)

- STS wait state: The serial interface enters STS wait state by MCU reset (00, 10 in figure 59). In STS wait state, the serial interface is initialized and the transmit clock is ignored. If the STS instruction is then executed $(01,11)$, the serial interface enters transmit clock wait state.


Figure 59 Serial Interface State Transitions

- Transmit clock wait state: Transmit clock wait state is between the STS execution and the falling edge of the first transmit clock. In transmit clock wait state, input of the transmit clock $(02,12)$ increments the octal counter, shifts the serial data register 1 (SR1L: \$006, SR1U: \$007), and enters the serial interface in transfer state. However, note that if continuous clock output mode is selected in internal clock mode, the serial interface does not enter transfer state but enters continuous clock output state (17).

The serial interface enters STS wait state by writing data to serial mode register 1A (SM1A: \$005) (04, 14) in transmit clock wait state.

- Transfer state: Transfer state is between the falling edge of the first clock and the rising edge of the eighth clock. In transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000 , and the serial interface enters another state. When the STS instruction is executed $(05,15)$, transmit clock wait state is entered. When eight clocks are input, transmit clock wait state is entered (03) in external clock mode, and STS wait state is entered (13) in internal clock mode. In internal clock mode, the transmit clock stops after outputting eight clocks.

In transfer state, writing data to serial mode register 1A (SM1A: \$005) $(06,16)$ initializes the serial interface, and STS wait state is entered.

## HD404669 Series

If the state changes from transfer to another state, the serial 1 interrupt request flag (IFS1: \$003, bit 2) is set by the octal counter that is reset to 000 .

- Continuous clock output state (only in internal clock mode): Continuous clock output state is entered only in internal clock mode. In this state, the serial interface does not transmit/receive data but only outputs the transmit clock from the $\overline{\mathrm{SCK}}_{1}$ pin.

When bits 1 and 0 (PMRA1, PMRA0) of port mode register A (PMRA: \$004) are 00 in transmit clock wait state and if the transmit clock is input (17), the serial interface enters continuous clock output state. If serial mode register 1 A (SM1A: \$005) is written to in continuous clock output mode (18), STS wait state is entered.

High/Low Control in Idle States: In idle states, that is, STS wait state and transmit clock wait state, the output level of the $\mathrm{SO}_{1}$ pin can be controlled by setting bit 1 (SM1B1) of serial mode register 1B (SM1B: $\$ 028$ ) to 0 or 1 . The high/low control example is shown in figure 60 . Note that the high/low level cannot be controlled in transfer state.


Figure 60 Example of Serial Interface Operation Sequence

## HD404669 Series

Transmit Clock Error Detection (In External Clock Mode): The serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transfer. A transmit clock error of this type can be detected as shown in figure 61. If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse by noise, the octal counter reaches 000 , the serial 1 interrupt request flag (IFS1: \$003, bit 2) is set, and transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is entered.

Meanwhile, in the interrupt handling routine, transfer end processing is performed, the serial 1 interrupt request flag is reset, and a dummy write is performed to serial mode register 1 A (SM1A: \$005). The serial interface then returns to the STS wait state, and the serial 1 interrupt request flag (IFS1: \$003, 2) is set again. It is therefore possible to detect a serial clock error by testing the serial 1 interrupt request flag after the dummy write to serial mode register 1 A .

## HITACHI



Figure 61 Transmit Clock Error Detection

## HD404669 Series

## Notes on Use:

- Initialization after writing to registers: If port mode register A (PMRA: \$004) is written to in transmit clock wait state or in transfer state, the serial interface must be initialized by writing to serial mode register 1A (SM1A: \$005) again.
- Serial 1 interrupt request flag (IFS1: $\$ 003$, bit 2 ) set: If the state is changed from transfer to another by writing to serial mode register 1A (SM1A: \$005) or executing the STS instruction during the first low pulse of the transmit clock, the serial interrupt request flag 1 (IFS1: \$003, 2) is not set. To set the serial interrupt request flag, serial mode register 1A (SM1A: \$005) write or STS instruction execution must be programmed to be executed after confirming that the $\overline{\mathrm{SCK}}_{1}$ pin is at 1 , that is, after executing the input instruction to port R4.


## Registers for Serial Interface

The serial interface operation is selected, and serial data is read and written by the following registers.
Serial Mode Register 1A (SM1A: \$005)
Serial Mode Register 1B (SM1B: \$028)
Serial Data Register 1 (SR1L: \$006, SR1U: \$007)
Port Mode Register A (PMRA: \$004)
Miscellaneous Register (MIS: \$00C)
Serial Mode Register 1A (SM1A: \$005): This register has the following functions (figure 62).

- $\mathrm{R} 4_{1} / \overline{\mathrm{SCK}}_{1}$ pin function selection
- Transfer clock selection
- Prescaler division ratio selection
- Serial interface initialization

Serial mode register 1A (SM1A: \$005) is a 4-bit write-only register. It is reset to $\$ 0$ by an MCU reset or when the MCU switches to stop mode.

A write signal input to serial mode register 1A (SM1A: \$005) discontinues the input of the transmit clock to the serial data register 1 (SR1L: \$006, SR1U: \$007) and octal counter, and the octal counter is reset to 000. Therefore, if a write is performed during data transfer, the serial 1 interrupt request flag (IFS1: \$003, bit 2 ) is set.

Written data is valid from the second instruction execution cycle after the write operation, so the STS instruction must be executed at least two cycles after that.

## HITACHI



Figure 62 Serial Mode Register 1A (SM1A)
Serial Mode Register 1B (SM1B: \$028): This register has the following functions (figure 63).

- Serial clock division ratio selection
- High/low level control in idle states

Serial mode register 1B (SM1B: \$028) is a 2-bit write-only register. It cannot be written during data transfer.

Setting bit 0 (SM1B0) of the serial mode register 1B (SM1B: \$028) selects the divisor applied to the prescaler output used for the transfer clock. Only bit 0 (SM1B0) is cleared to 0 by an MCU reset or when the MCU switches to stop mode.

Bit 1 (SM1B1) of the serial mode register (SM1B: \$028) controls the high/low state of the $\mathrm{SO}_{1}$ pin during idle. The $\mathrm{SO}_{1}$ pin changes state as soon as the high/low control bit is written. The value of this bit is undefined after a reset or when the MCU enters stop mode.

## HD404669 Series

## Serial mode register 1B (SM1B: \$028)



| SM1B1 | Output level control in idle states |  | SM1B0 | Transmit clock division ratio |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | Low level |  | 0 | Prescaler output divided by 2 |
| 1 | High level |  | 1 | Prescaler output divided by 4 |

Figure 63 Serial Mode Register 1B (SM1B)
Serial Data Register 1 (SR1L: \$006, SR1U: \$007): This register has the following functions (figures 64 and 65).

- Transmission data write and shift
- Receive data shift and read

Writing data in this register is output from the $\mathrm{SO}_{1}$ pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the $\mathrm{SI}_{1}$ pin at the rising edge of the transmit clock. Input/output timing is shown in figure 66.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.

| Serial data register 1 (lower digit) (SR1L: \$006) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R/W | R/W | R/W | R/W |
| Bit name | SR1L3 | SR1L2 | SR1L1 | SR1L0 |

Figure 64 Serial Data Register 1 (SR1L)

| Serial data register 1 (upper digit) (SR1U: \$007) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R/W | R/W | R/W | R/W |
| Bit name | SR1U3 | SR1U2 | SR1U1 | SR1U0 |

Figure 65 Serial Data Register 1 (SR1U)

## HITACHI



Figure 66 Serial Interface Output Timing
Port Mode Register A (PMRA: \$004): This register has the following functions (figure 67).

- $\mathrm{R} 4_{2} / \mathrm{SI}_{1}$ pin function selection
- $\mathrm{R} 4_{3} / \mathrm{SO}_{1}$ pin function selection

Port mode register A (PMRA: \$004) is a 2-bit write-only register. It is reset to "--00" by an MCU reset or when the MCU switches to stop mode.

| Port mode register A (PMRA: \$004) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Initial value | 3 | 2 | 1 | 0 |  |
|  | - | - | 0 | 0 |  |
| Read/Write | - | - | W | W |  |
| Bit name | Not used | Not used | PMRA1 | PMRAO |  |
| PMRA1 | R42/SI ${ }_{1}$ mode selection |  |  | PMRAO | $\mathrm{R4}_{3} / \mathrm{SO}_{1}$ mode selection |
| 0 | R 42 |  |  | 0 | R43 |
|  | $\mathrm{Sl}_{1}$ |  |  | 1 | $\mathrm{SO}_{1}$ |

Figure 67 Port Mode Register A (PMRA)

## HD404669 Series

Miscellaneous Register (MIS: \$00C): This register has the following function (figure 68).

- $\mathrm{R} 43 / \mathrm{SO}_{1}$ pin PMOS control

Miscellaneous register (MIS: \$00C) is a 4-bit write-only register and is reset to $\$ 0$ by an MCU reset or in stop mode.


Figure 68 Miscellaneous Register (MIS)

## HITACHI

## HD404669 Series

## DTMF Generation Circuit

The MCU provides a dual-tone multifrequency (DTMF) generation circuit. Figure 69 shows a block diagram of the DTMF circuit. A DTMF signal consists of two sine waves corresponding to the numbers and symbols on a telephone keypad. DTMF signals are used to access telephone switching equipment. Figure 70 shows the DTMF frequency matrix.

The OSC clock ( $400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}, 3.58 \mathrm{MHz}, 4 \mathrm{MHz}, 7.16 \mathrm{MHz}$, or 8 MHz ) is changed into seven clock signals through the division circuit $\left(1 / 2,1 / 5,1 / 9^{*}, 1 / 10,1 / 18^{*}\right.$, and $1 / 20$ ). The DTMF circuit uses one of the seven clock signals, which is selected by the system clock select register 1, 2 (SSR1: \$029, SSR2: $\$ 02 \mathrm{~A}$ ) depending on the OSC clock frequency. The DTMF circuit has transformed programmable dividers, sine wave counters, and control registers.

The DTMF generation circuit is controlled by the following three registers.

## HD404669 Series



Note: * 397.8 kHz when an $\mathrm{f}_{\mathrm{Osc}}$ frequency of 3.58 MHz or 7.16 MHz is used.

Figure 69 Block Diagram of DTMF Circuit


## Figure 70 DTMF Keypad and Frequencies

Tone Generator Mode Register (TGM: \$019): The tone generator mode register (TGM: \$019) is a 4-bit write-only register that controls the generated DTMF frequencies as shown in figure 71. TGM is initialized to $\$ 0$ by an MCU reset or in stop mode, watch mode, and subactive mode.

| Tone generator mode register (TGM: \$019) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |  |  |  |
| Read/Write | $\begin{gathered} \text { W } \\ \text { TGM3 } \end{gathered}$ | W TGM2 | $\begin{gathered} \text { W } \\ \text { TGM1 } \end{gathered}$ | W |  |  |  |
| Bit name |  |  |  | TGM0 |  |  |  |
| TGM3 | TGM2 T | TONEC outpu | frequen |  | TGM1 | TGM0 | TONER output frequencies |
| 0 | 0 C1 | C1 (1,209 Hz) |  |  | 0 | 0 | R1 ( 697 Hz ) |
| 0 | 1 C2 | C2 (1,336 Hz) |  |  | 0 | 1 | R2 ( 770 Hz ) |
| 1 | 0 C3 | C3 (1,477 Hz) |  |  | 1 | 0 | R3 (852 Hz) |
| 1 | 1 C | C4 (1,633 Hz) |  |  | 1 | 1 | R4 (941 Hz) |

Figure 71 Tone Generator Mode Register (TGM)

## HD404669 Series

Tone Generator Control Register (TGC: \$01A): The tone generator control register (TGC: \$01A) is a 3bit write-only register that controls starting and stopping of DTMF signal generation as shown in figure 72 . TGC is initialized to 000 - by an MCU reset or in stop mode, watch mode, or subactive mode. TONEC output and TONER output are controlled individually by TGC3 and TGC2, and overall DTMF control is performed by TGC1.

## Tone generator control register (TGC: \$01A)

|  | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Bit |  | 0 | - |  |
| Initial value | 0 | 0 | 0 | - |
| Read/Write | W | W | W | - |
| Bit name | TGC3 | TGC2 | TGC1 | Not used |


| TGC3 | TONEC output control (column) |  | TGC1 | DTMF enable bit |
| :---: | :--- | :--- | :---: | :--- | :--- |
| 0 | No output |  | 0 | DTMF disable |
| 1 | TONEC output (active) |  | 1 | DTMF enable |


| TGC2 | TONER output control (row) |
| :---: | :--- |
| 0 | No output |
| 1 | TONER output (active) |

Figure 72 Tone Generator Control Register (TGC)
System Clock Select Registers 1 and 2 (SSR1: \$029 and SSR2: \$02A): The system clock select registers 1 and 2 (SSR1: $\$ 029$ and SSR2: $\$ 02 \mathrm{~A}$ ) are 4-bit write-only registers. Applications must set these registers to the values shown in figure 73 that correspond to the frequency of the oscillator circuit connected to the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ pins. If the oscillator frequency and the system clock select register settings differ from the combination shown in figure 73, the DTMF output frequencies will not have the correct values as shown in figure 71 .

Except for the SSR13 bit, the system clock select registers 1 and 2 (SSR1: $\$ 029$ and SSR2: \$02A) are initialized to $\$ 0$ by an MCU reset or when the MCU switches to stop mode.

## System clock select register 1 (SSR1: \$029)

|  | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 0 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SSR13*1 | SSR12 | SSR11 | SSR10 |



System clock select register 2 (SSR2: \$02A)

|  | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 3 | 0 | 0 |  |
| Initial value | 0 | 0 | 0 | W |
| Read/Write | W | W | W | W |
| Bit name | SSR23 | SSR22 | SSR21 | SSR20 |


| SSR21 | SSR20 | System clock division ratio selection*2 |
| :---: | :---: | :---: |
| 0 | 0 | Division by 4 |
|  | 1 | Division by 8 |
| 1 | 0 | Division by 16 |
|  | 1 | Division by 32 |

Notes: 1. SSR13 is cleared to 0 only by RESET input. In the case of STOPC input in stop mode it retains its current value. SSR13 is not reset in stop mode
2. The DTMF generation circuit frequencies are not affected by the system clock division ratio setting.

Figure 73 System Clock Select Register 1 and 2 (SSR1, SSR2)

## HD404669 Series

DTMF Output: The sine waves of the row-group and column-group are output from the DTMF output pins (TONER and TONEC). These are output by a high-precision resistance-ladder type D/A converter. Figure 74 shows the TONE output pin equivalent circuit, and figure 75 shows the output waveform. One output waveform cycle is composed of 32 slots, giving stable output with a low distortion factor. Table 21 shows the deviation of the output frequencies with respect to the standard DTMF signals.

Table 21 Frequency Deviation of the MCU from Standard DTMF ( $\mathrm{f}_{\mathrm{osc}}=400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}, 8 \mathrm{MHz}$ )

|  | Standard DTMF (Hz) | MCU (Hz) | Deviation from Standard (\%) |
| :--- | :---: | :---: | :---: |
| R1 | 697 | 694.44 | -0.37 |
| R2 | 770 | 769.23 | -0.10 |
| R3 | 852 | 851.06 | -0.11 |
| R4 | 941 | 938.97 | -0.22 |
| C1 | 1,209 | $1,212.12$ | 0.26 |
| C2 | 1,336 | $1,333.33$ | -0.20 |
| C3 | 1,477 | $1,631.48$ | 0.30 |
| C4 | 1,633 | 0.39 |  |

Table 22 Frequency Deviation of the MCU from Standard DTMF ( $f_{\mathrm{osc}}=3.58 \mathrm{kHz}, 7.16 \mathrm{MHz}$ )

|  | Standard DTMF (Hz) | MCU (Hz) | Deviation from Standard (\%) |
| :--- | :---: | ---: | :---: |
| R1 | 697 | 690.58 | -0.92 |
| R2 | 770 | 764.96 | -0.65 |
| R3 | 852 | 846.33 | -0.67 |
| R4 | 941 | 933.75 | -0.77 |
| C1 | 1,209 | $1,205.39$ | -0.30 |
| C2 | 1,336 | $1,325.92$ | -0.75 |
| C3 | 1,477 | $1,473.25$ | -0.25 |
| C4 | 1,633 | $1,630.23$ | -0.17 |

Notes: 1. The DTMF signal frequency deviation must be within $\pm 1.5 \%$, totaling the values in tables 21 and 22 and the precision of the oscillator used. When an $f_{\text {osc }}$ frequency of 3.58 MHz or 7.16 MHz is used, in particular, the frequency deviation is greater ( $\max -0.92 \%$ ) than with an $f_{\text {osc }}$ frequency of $400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}, 4 \mathrm{MHz}$, or 8 MHz , and thorough consultation with the oscillator manufacturer is essential before deciding on the oscillator to be used.
2. This frequency deviation does not include the frequency deviation of the oscillator. Also, the ratio of oscillator waveform high-level width and low-level width in this case is $50 \%$ : 50\%.

## HITACHI

## HD404669 Series



Figure 74 Tone Output Equivalent Circuit


Figure 75 Waveform of Tone Output

## HD404669 Series

## Comparator

The MCU has a built-in comparator that compare an input voltage with the reference voltage $\left(\mathrm{V}_{\text {Cref }}\right)$. The comparator block diagram is shown in figure 76.

The comparator can operate in active mode and subactive mode. They are halted in other modes.


Figure 76 Comparator Block Diagram

## Comparator Operation

(1) Analog input pin selection is performed by bits 0 and 1 (CER0, CER1) of the compare enable register (CER). Setting bit 3 (CER3) to 1 places the $\mathrm{RD}_{0} / \mathrm{COMP}_{0}$ and $\mathrm{RD}_{1} / \mathrm{COMP}_{1}$ pins in analog input mode and starts comparator operation. While comparator operation is in progress, none of these pins (including pins not used for comparison) can be used as R port pins.
(2) The compare result can be read by means of a bit test instruction (TM or TMD) on the compare data register (CDR) bit corresponding to the selected analog input pin.

## Registers Used by Comparator

- Compare enable register (CER: \$018)
- Compare data register (CDR: \$017)

Compare enable register (CER: \$018): The compare enable register (CER) is a 3-bit write-only register that selects comparator operation and the analog input pin (figure 77).

CER is reset by an MCU reset or in stop mode.

| Compare enable register (CER: \$018) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | - | 0 | 0 |
| Read/Write | W - |  | W W |  |
| Bit name | CER3 N |  | CER1 | CERO |
| CER1 | CERO Analog |  | input pin selection |  |
| 0 | 0 |  | $\mathrm{COMP}_{0}$ |  |
|  | 1 |  | $\mathrm{COMP}_{1}$ |  |
| 1 | $\times$ |  | Not Used |  |
| CER3 | Comparator operation selection |  |  |  |
| 0 | Comparator operation not selected: Digital input mode $\mathrm{RD}_{0} / \mathrm{COMP}_{0}$ and $\mathrm{RD}_{1} / \mathrm{COMP}_{1}$ pins function as R port pins |  |  |  |
| 1 | Comparator operation selected: Analog input mode $\mathrm{RD}_{0} / \mathrm{COMP}_{0}$ and $\mathrm{RD}_{1} / \mathrm{COMP}_{1}$ pins function as comparator pins |  |  |  |
| $\times$ : Don't care |  |  |  |  |

Figure 77 Compare Enable Register (CER)
Compare data register (CDR: \$017): The compare data register (CDR) is a 2-bit read-only register that holds the result of the comparison between the analog input pin and the reference voltage (figure 78).

When comparator operation is started (CER3 is set to 1 ), the result of the comparison between the analog input pin selected by the compare enable register (CER) and the reference voltage is read into the corresponding bit of the compare data register (CDR). The value of the other bits in CDR is undetermined. The CDR value is not retained after the comparator operation (when CER3 $=0$ ), and is undetermined except during comparator operation.

## HD404669 Series

Compare data register (CDR: \$017)

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Initial value | - | - | Undetermined | Undetermined |
| Read/Write | - | - | R | R |
| Bit name | Not Us | Us | CDR1 | CDR0 |


| CDR 0 | Result of comparison between COMP $_{\mathbf{0}}$ pin and reference voltage |
| :---: | :---: |
| 0 | $\mathrm{COMP}_{0}$ pin < reference voltage |
| 1 | $\mathrm{COMP}_{0}$ pin $>$ reference voltage |


| CDR1 | Result of comparison between COMP $_{1}$ pin and reference voltage |
| :---: | :---: |
| 0 | $\mathrm{COMP}_{1}$ pin $<$ reference voltage |
| 1 | $\mathrm{COMP}_{1}$ pin $>$ reference voltage |

Figure 78 Compare Data Register (CDR)

## HD404669 Series

## ZTAT ${ }^{\text {TM }}$ Microcomputer with Built-in Programmable ROM

## 1. Precautions for use of ZTAT ${ }^{\text {TM }}$ microcomputer with built-in programmable ROM

(1) Precautions for writing to programmable ROM built in ZTAT ${ }^{\text {TM }}$ microcomputer

In the $\mathrm{ZTAT}^{\mathrm{TM}}$ microcomputer with built-in plastic mold one-time programmable ROM, incomplete electrical connection between the PROM writer and socket adapter causes writing errors and, makes the computer unoperatable. To enhance the writing efficiency, attention should be paid to the following points:
(a) Make sure that the socket adapter is firmly fixed to the PROM writer and connected electrically with each other (neither opened nor shorted), before starting the writing process.
(b) To secure the electrical connection between the contact pin and IC lead, make sure that there is no foreign substance on the contact pin of the socket adapter, which may cause improper electrical connection.
(c) When inserting the IC, be careful to protect the IC lead from bending in order to secure the electrical connection between the contact pin and IC lead. If the lead is bent, correct the bending and insert it again.
(d) If any trouble is noticed during a blank check to be performed to prevent erroneous writing due to improper electrical connection, carry out the writing process again according to above steps (a), (b), and (c).
(e) During the writing process, do not touch the socket adapter and IC to prevent erroneous writing.
(f) To write continuously in the IC, follow steps (a), (b), (c), (d) and (e).
(g) If a writing error recurs, or the rate of writing errors occur frequently, stop writing and check the PROM writer, socket adapter, etc. for defects.
(h) If any problem is noticed in the written program or in the program after being left at a high temperature, consult our technical staff.

## (2) Precautions when new PROM writer, socket adapter or IC is used

When a new PROM writer, socket adapter or IC is employed, breakdown of the IC may occur or its writing may become impossible because the noise, overshoot, timing or other electrical characteristics may be inconsistent with the assured IC writing characteristics. To avoid such troubles, check the following points before starting the writing process.
(a) To ensure stable writing operation, check that the $\mathrm{V}_{\mathrm{CC}}$ of the power supplied to the PROM writer, power source current capacity of $V_{P P}$, and current consumption at the time of writing to IC are provided with sufficient margin.
(b) To prevent breakdown of the IC, check that the power source voltage between GND- $\mathrm{V}_{\mathrm{CC}}$ and GND$V_{\text {PP }}$, and overshoot or undershoot of the power source at the connecting terminal of the socket adapter are within the ratings. Particularly, if the overshoot or undershoot exceeds the maximum rating, the pin connection may be damaged, leading to permanent breakdown. If overshoot or undershoot occurs, recheck the power source damping resistance of capacity.
(c) To prevent breakdown of the IC and for stable writing and reading operation, insert the IC into the socket adapter and check the power noise between the GND-V ${ }_{C C}$ and GND-V ${ }_{\text {PP }}$ near the IC connecting

## HITACHI

## HD404669 Series

terminal. If power source noise is noticed, insert an appropriate capacitor between the GND power sources depending on the noise generated. In case of high frequency noise, insert a capacitor of low inductance.
(d) For stable writing and reading operation, insert the IC into the socket adapter and check the input waveform, timing and noise near the R/W, CS, address and data terminals. Particularly, since recent ICs have increased in speed, caution should be exercised against the noise to the power source or address due to crosstalk from the output data terminal. To avoid these problems, inserting a low inductance capacitor between the GND and power source or inserting a damping resistance to the output data terminal is effective.
(e) Particularly, when a multiple PROM writer is used, perform above items (a), (b), (c), and (d) assuming all ICs inserted into the socket adapter.
(f) In the case of a multiple PROM writer, when an unacceptable result is noticed during a blank check performed to prevent erroneous writing due to improper electrical connection of the power source, etc., rewriting is impossible unless every writing process can be stopped. Therefore, the potential increases due to erroneous writing because of improper connection. Be sure to check the electrical connection between the PROM writer and socket adapter and IC.
(g) If any abnormality is noticed while checking a written program, consult our technical staff.

## 2. Programming of Built-in programmable ROM

The MCU can stop its function as an MCU in PROM mode for programming the built-in PROM.
PROM mode is set up by setting the $\overline{\operatorname{TEST}}, \overline{\mathrm{M}}$, and $\overline{\mathrm{M}}_{1}$ terminals to "Low" level and the RESET terminal to "High" level.

Writing and reading specifications of the PROM are the same as those for the commercial EPROM27256. Using a socket adapter for specific use of each product, programming is possible with a general-purpose PROM writer.

Since an instruction of the HMCS400 series is 10 bits long, a conversion circuit is incorporated to adapt the general-purpose PROM writer. This circuit splits each instruction into five lower bits and five higher bits to write from or read to two addresses. This enables use of a general-purpose PROM. For instance, to write to a 16 kwor of built-in PROM with a general-purpose PROM writer, specify 32 kbyte address ( $\$ 0000-\$ 7 \mathrm{FFF})$. An example of PROM memory map is shown in figure 80.

## Notes:

1. When programming with a PROM writer, set up each ROM size to the address given in table 24 . If it is programmed erroneously to an address given in Table 24 or later, check of writing of PROM may become impossible. Particularly, caution should be exercised in the case of a plastic package since reprogramming is impossible with it. Set the data in unused addresses to \$FF.
2. If the indexes of the PROM writer socket, socket adapter and product are not aligned precisely, the product may break down due to overcurrent. Be sure to check that they are properly set to the writer before starting the writing process.

## HITACHI

3. Two levels of program voltages $\left(\mathrm{V}_{\mathrm{PP}}\right)$ are available for the PROM: 12.5 V and 21 V . Our product employs a $\mathrm{V}_{\mathrm{PP}}$ of 12.5 V . If a voltage of 21 V is applied, permanent breakdown of the product will result. The $\mathrm{V}_{\mathrm{PP}}$ of 12.5 V is obtained for the PROM writer by setting it according to the Intel 27256 specifications.

## Writing/verification

Programming of the built-in program ROM employs a high speed programming method. With this method, high speed writing is effected without voltage stress to the device or without damaging the reliability of the written data.

A basic programming flow chart is shown in figure 81 and a timing chart in figure 82.
For precautions for PROM writing procedure, refer to "ZTAT ${ }^{\mathrm{TM}}$ Microcomputer On-chip Programmable ROM Characteristics and Usage Notes."

Table 23 Selection of Mode

|  | Pins |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | V $_{\text {PP }}$ | $\mathbf{0}_{0}-\mathbf{O}_{4}$ |  |  |  |  |
| Writing | "Low" | "High" | VPP | Data input |  |  |  |  |
| Verification | "High" | "Low" | VPP | Data output |  |  |  |  |
| Prohibition of programming | "High" | "High" | VPP | High impedance |  |  |  |  |

Table 24 PROM Writer Program Address

| ROM size | Address |
| :--- | :--- |
| 8 k | $\$ 0000 \sim \$ 3 F F F$ |
| 12 k | $\$ 0000 \sim \$ 5 F F F$ |
| 16 k | $\$ 0000 \sim \$ 7 F F F$ |

## HD404669 Series

## Programmable ROM (HD407A4669)

The HD407A4669 is a ZTAT $^{\mathrm{TM}}$ microcomputer with built-in PROM that can be programmed in PROM mode.

PROM Mode Pin Description

| Pin No. | MCU Mode |  | PROM Mode |  | $\begin{aligned} & \text { Pin No. } \\ & \hline \text { FP-64A } \end{aligned}$ |  |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP-64A | Pin Name | I/O | Pin Name | I/O |  | Pin Name | I/O | Pin Name | 1/0 |
| 1 | $\mathrm{RE}_{0} / \mathrm{VC}_{\text {ref }}$ | I |  |  | 33 | $\mathrm{R}_{3}$ | I/O |  |  |
| 2 | TEST | 1 | GND | - | 34 | $\mathrm{R3}_{2} /$ TOD | I/O |  |  |
| 3 | $\mathrm{OSC}_{1}$ | 1 | $\mathrm{V}_{\text {c }}$ | - | 35 | $\mathrm{R3}_{1}$ /TOC | 1/O |  |  |
| 4 | $\mathrm{OSC}_{2}$ | 0 |  |  | 36 | R4 ${ }_{0}$ /EVND | 1/O |  |  |
| 5 | RESET | I | $\mathrm{V}_{\text {cc }}$ | - | 37 | R4 ${ }_{1} / \overline{S C K}_{1}$ | I/O |  |  |
| 6 | X1 | 1 | GND | - | 38 | $\mathrm{R4}_{2} / \mathrm{SI}_{1}$ | 1/O |  |  |
| 7 | X2 | 0 |  |  | 39 | $\mathrm{R4}_{3} / \mathrm{SO}_{1}$ | I/O |  |  |
| 8 | GND | - | GND | - | 40 | R60 | 1/O | $\mathrm{A}_{1}$ | 1 |
| 9 | $\mathrm{D}_{0}$ | 1/O | $\overline{\mathrm{CE}}$ | 1 | 41 | R61 | I/O | $\mathrm{A}_{2}$ | 1 |
| 10 | $\mathrm{D}_{1}$ | 1/O | $\overline{\mathrm{OE}}$ | 1 | 42 | $\mathrm{R}_{2}$ | I/O | $\mathrm{A}_{3}$ | I |
| 11 | $\mathrm{D}_{2}$ | 1/O | $\mathrm{V}_{\text {cc }}$ | - | 43 | R63 | 1/O | $\mathrm{A}_{4}$ | 1 |
| 12 | $\mathrm{D}_{3}$ | 1/O | $\mathrm{V}_{\text {c }}$ | - | 44 | R70 | I/O | $\mathrm{O}_{0}$ | 1/O |
| 13 | $\mathrm{D}_{4}$ | 1/O |  |  | 45 | $\mathrm{R} 7_{1}$ | 1/O | $\mathrm{O}_{1}$ | 1/0 |
| 14 | $\mathrm{D}_{5}$ | 1/O |  |  | 46 | $\mathrm{R} 7_{2}$ | 1/O | $\mathrm{O}_{2}$ | 1/O |
| 15 | $\mathrm{D}_{9}$ | I/O |  |  | 47 | $\mathrm{R7}_{3}$ | I/O | $\mathrm{O}_{3}$ | 1/O |
| 16 | $\mathrm{D}_{10}$ | I/O | $\mathrm{A}_{13}$ | 1 | 48 | R 80 | I/O | $\mathrm{O}_{4}$ | 1/0 |
| 17 | $\mathrm{D}_{11}$ | 1/O | $\mathrm{A}_{14}$ | I | 49 | R8, | 1/O |  |  |
| 18 | $\mathrm{D}_{12} / \overline{\text { STOPC }}$ | 1 | $\mathrm{A}_{9}$ | 1 | 50 | R82 | I/O |  |  |
| 19 | $\mathrm{D}_{13} / \overline{N T T}_{0}$ | 1 | $\mathrm{V}_{\text {PP }}$ | - | 51 | $\mathrm{R8}_{3}$ | 1/O |  |  |
| 20 | $\mathrm{RO}_{0} / \overline{\mathrm{NT}}_{1}$ | 1/O | GND | - | 52 | $\mathrm{R} 9_{0}$ | 1/O | $\mathrm{O}_{4}$ | 1/0 |
| 21 | $\mathrm{RO}_{1} / \mathrm{INT}_{2}$ | 1/O | GND | - | 53 | R91 | I/O | $\mathrm{O}_{3}$ | 1/O |
| 22 | $\mathrm{RO}_{2} / \mathrm{INT}_{3}$ | 1/O |  |  | 54 | $\mathrm{Rg}_{2}$ | 1/O | $\mathrm{O}_{2}$ | 1/0 |
| 23 | $\mathrm{RO}_{3} / \mathrm{INT}_{4}$ | I/O |  |  | 55 | $\mathrm{R9}_{3}$ | I/O | $\mathrm{O}_{1}$ | 1/O |
| 24 | R 10 | 1/O | $\mathrm{A}_{5}$ | 1 | 56 | RA ${ }_{0}$ | I/O | $\mathrm{O}_{0}$ | 1/O |
| 25 | $\mathrm{R1} 1_{1}$ | 1/O | $\mathrm{A}_{6}$ | I | 57 | $\mathrm{RA}_{1}$ | 1/O | $\mathrm{V}_{\mathrm{cc}}$ | - |
| 26 | $\mathrm{R1}{ }_{2}$ | 1/O | $\mathrm{A}_{7}$ | 1 | 58 | SEL | 1 |  |  |
| 27 | $\mathrm{R1}{ }_{3}$ | 1/O | $\mathrm{A}_{8}$ | 1 | 59 | $V_{C C}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | - |
| 28 | R 20 | 1/O | $\mathrm{A}_{0}$ | I | 60 | TONEC | 0 |  |  |
| 29 | $\mathrm{R} 2_{1}$ | I/O | $\mathrm{A}_{10}$ | 1 | 61 | TONER | 0 |  |  |
| 30 | $\mathrm{R} 2_{2}$ | 1/O | $\mathrm{A}_{11}$ | 1 | 62 | $\mathrm{VT}_{\text {ref }}$ | 1 |  |  |
| 31 | $\mathrm{R}_{3}$ | I/O | $\mathrm{A}_{12}$ | 1 | 63 | RDO/COMP ${ }_{0}$ | 1 |  |  |
| 32 | R30 | 1/O |  |  | 64 | RD1/COMP ${ }_{1}$ | 1 |  |  |

## HITACHI

## HD404669 Series

Notes: 1. I/O: I/O pin, I: Input pin, O: Output pin
2. As there are two each of pins $\mathrm{O}_{0}$ to $\mathrm{O}_{4}$, the respective pairs should be shorted.
3. Unused data pins $\left(\mathrm{O}_{5}\right.$ to $\left.\mathrm{O}_{7}\right)$ on the PROM programmer side should be handled as shown below on the socket side.

4. Pin $\mathrm{A}_{9}$ should be handled as shown below on the socket side.


HD407A4669

## HD404669 Series



Figure 79 Pin Arrangement in PROM Mode

## HD404669 Series

| $\$ 0000$ <br> \$0001 <br> \$001F <br> \$0020 | 7) 1 , 1,1 Bit 4 , Bit 3, Bit 2, Bit 1, Bit 0 | Lower 5 bits Upper 5 bits | JMPL instruction | \$0000 |
| :---: | :---: | :---: | :---: | :---: |
|  | $1,1,1$ Bit 9 , Bit 8 , Bit 7 , Bit 6 , Bit 5 |  | (jump to RESET, $\overline{\text { STOPC }}$ routine) | \$0001 |
|  | ( $\int$ Vector address |  | - $\begin{gathered}\mathrm{JMPL} \\ \text { (jump to } \frac{\text { instruction }}{\mathrm{INT}}{ }_{0} \text { routine) }\end{gathered}$ | $\begin{aligned} & \$ 0002 \\ & \$ 0003 \end{aligned}$ |
|  |  |  | JMPL instruction (jump to $\overline{\mathrm{NT}}_{1}$ routine) | $\begin{aligned} & \$ 0004 \\ & \$ 0005 \end{aligned}$ |
|  | Zero-page subroutine (64 words) |  | JMPL instruction (jump to timer A routine) | $\$ 0006$ $\$ 0007$ $\$ 0008$ |
| \$007F |  |  | -JMPL instruction <br> (jump to $\mathrm{INT}_{2}$ routine) | $\begin{aligned} & \$ 0008 \\ & \$ 0009 \end{aligned}$ |
|  | Pattern <br> (4,096 words) |  | - JMPL instruction | $\begin{aligned} & \$ 000 \mathrm{~A} \\ & \$ 000 \mathrm{~B} \end{aligned}$ |
| \$1FFF | , |  | JMPL instruction (jump to timer D, $\mathrm{INT}_{4}$ routine) | $\begin{aligned} & \text { \$000C } \\ & \text { \$000D } \end{aligned}$ |
|  | Program <br> (16,384 words) |  | $\qquad$ | $\begin{aligned} & \$ 000 E \\ & \$ 000 \mathrm{~F} \end{aligned}$ |
| \$7FFF | $\xrightarrow{\perp}$ |  |  |  |
|  | Upper three bits are not to be used (fill them with 111) |  |  |  |

Figure 80 Memory Map in PROM Mode

## HD404669 Series



Figure 81 Flowchart of High-Speed Programming

## Programming Electrical Characteristics

DC Characteristics $\left(V_{C C}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Item | Pin(s) | Symbol | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input high <br> voltage level | $\frac{\mathrm{O}_{0}-\mathrm{O}_{4}, \mathrm{~A}_{0}-\mathrm{A}_{14},}{\mathrm{OE}, \overline{\mathrm{CE}}} \mathrm{V}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input low <br> voltage level | $\frac{\mathrm{O}_{0}-\mathrm{O}_{4}, \mathrm{~A}_{0}-\mathrm{A}_{14},}{\mathrm{OE}, \overline{\mathrm{CE}}}$ | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | - | 0.8 | V |  |
| Output high <br> voltage level | $\mathrm{O}_{0}-\mathrm{O}_{4}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low <br> voltage level | $\mathrm{O}_{0}-\mathrm{O}_{4}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage <br> current | $\frac{\mathrm{O}_{0}-\mathrm{O}_{4}, \mathrm{~A}_{0}-\mathrm{A}_{14},}{\mathrm{OE}, \overline{\mathrm{CE}}}$ | $\mathrm{I}_{\mathrm{IL}} \mathrm{l}$ | - | - | 2 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{cC}}$ current |  | $\mathrm{I}_{\mathrm{CC}}$ | - | - | 30 | mA |  |
| $\mathrm{~V}_{\mathrm{PP}}$ current |  | $\mathrm{I}_{\mathrm{PP}}$ | - | - | 40 | mA |  |

AC Characteristics $\left(V_{C C}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time | $\mathrm{t}_{\text {AS }}$ | 2 | - | - | $\mu \mathrm{s}$ | See figure 82 |
| $\overline{\text { OE setup time }}$ | $\mathrm{t}_{\text {OES }}$ | 2 | - | - | $\mu \mathrm{s}$ |  |
| Data setup time | $t_{\text {DS }}$ | 2 | - | - | $\mu \mathrm{s}$ |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ | 0 | - | - | $\mu \mathrm{s}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 2 | - | - | $\mu \mathrm{s}$ |  |
| Data output disable time | $\mathrm{t}_{\mathrm{DF}}$ | - | - | 130 | ns |  |
| $V_{\text {PP }}$ setup time | $\mathrm{t}_{\text {VPS }}$ | 2 | - | - | $\mu \mathrm{s}$ |  |
| Program pulse width | $t_{\text {PW }}$ | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\mathrm{CE}}$ pulse width during overprogramming | topw | 2.85 | - | 78.75 | ms |  |
| $\mathrm{V}_{\text {c }}$ setup time | $\mathrm{t}_{\mathrm{VCS}}$ | 2 | - | - | $\mu \mathrm{s}$ |  |
| Data output delay time | $\mathrm{t}_{\mathrm{OE}}$ | 0 | - | 500 | ns |  |
| Note: Input pulse level: 0.8 V to 2.2 V <br> Input rise/fall time: $\leq 20 \mathrm{~ns}$ <br> Input timing reference levels: $1.0 \mathrm{~V}, 2.0 \mathrm{~V}$ <br> Output timing reference levels: $0.8 \mathrm{~V}, 2.0 \mathrm{~V}$ |  |  |  |  |  |  |

## HD404669 Series



Figure 82 PROM Write/Verify Timing

## HD404669 Series

## ZTAT ${ }^{\text {TM }}$ Microcomputer Usage Notes

## ZTAT ${ }^{\text {TM }}$ Microcomputer On-Chip Programmable ROM Characteristics and Useage Notes

Principles of Programming/Erasure: A memory cell in a ZTAT $^{\mathrm{TM}}$ microcomputer is the same as an EPROM cell; it is programmed by applying a high voltage between its control gate and drain to inject hot electrons into its floating gate. These electrons are stable, surrounded by an energy barrier formed by an $\mathrm{SiO}_{2}$ film. The change in threshold voltage of a memory cell with a charged floating gate makes the corresponding bit appear as 0 .

The charge in a memory cell may decrease with time. This decrease is usually due to one of the following causes:

- Ultraviolet light excites electrons, allowing them to escape. This effect is the basis of the erasure principle.
- Heat excites trapped electrons, allowing them to escape.
- High voltages between the control gate and drain may erase electrons.

If the oxide film covering a floating gate is defective, the electron erasure rate will be greater. However, electron erasure does not often occur because defective devices are detected and removed at the testing stage.


Figure 83 Cross-Sections of a PROM Cell
PROM Programming: PROM memory cells must be programmed under specific voltage and timing conditions. The higher the programming voltage $\mathrm{V}_{\mathrm{PP}}$ and the longer the programming pulse $\mathrm{t}_{\mathrm{PW}}$ is applied, the more electrons are injected into the floating gates. However, if $\mathrm{V}_{\mathrm{PP}}$ exceeds specifications, the pn junctions may be permanently damaged. Pay particular attention to overshooting in the PROM programmer. In addition, note that negative voltage noise will produce a parasitic transistor effect that may reduce breakdown voltages.

The ZTAT ${ }^{\mathrm{TM}}$ microcomputer is electrically connected to the PROM programmer by a socket adapter. Therefore, note the following points:

## HD404669 Series

- Check that the socket adapter is firmly mounted on the PROM programmer.
- Do not touch the socket adapter or the LSI during the programming. Touching them may affect the quality of the contacts, which will cause programming errors.

PROM Reliability after Programming: In general, semiconductor devices retain their reliability, provided that some initial defects can be excluded. These initial defects can be detected and rejected by screening. Baking devices under high-temperature conditions is one method of screening that can rapidly eliminate data-hold defects in memory cells. (Refer to the previous Principles of Programming/Erasure section.)

ZTAT $^{\mathrm{TM}}$ microcomputer devices are extremely reliable because they have been subjected to such a screening method during the wafer fabrication process, but Hitachi recommends that each device be exposed to $150^{\circ} \mathrm{C}$ at one atmosphere after it is programmed, to ensure its best performance. The recommended screening procedure is shown in figure 84.


Note: * Exposure time is measured from when the temperature in the heater reaches $150^{\circ} \mathrm{C}$.

Figure 84 Recommended Screening Procedure
Note: If programming errors occur continuously during PROM programming, suspend programming and check for problems in the PROM programmer or socket adapter, using a windowed-package microcomputer with on-chip EPROM, etc. ..... If programming verification indicates errors in programming or after high-temperature exposure, please inform Hitachi.

Write rate: A write rate of $95 \%$ or above is guaranteed.

## Addressing Modes

## RAM Addressing Modes

The MCU has three RAM addressing modes, as shown in figure 85 and described below.
Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address. For $\$ 090$ to $\$ 25 \mathrm{~F}$, a bank setting must be made in the bank register (V: $\$ 03 \mathrm{~F}$ ).

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

Memory Register Addressing Mode: The memory registers (MR), which are located in 16 addresses from $\$ 040$ to $\$ 04 \mathrm{~F}$, are accessed with the LAMR and XMRA instructions.


Figure 85 RAM Addressing Modes

## HITACHI

## HD404669 Series

ROM Addressing Modes and the P Instruction
The MCU has four ROM addressing modes, as shown in figure 86 and described below.


Table Data Addressing
Figure 86 ROM Addressing Modes

## HITACHI

## HD404669 Series

Direct Addressing Mode: A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits $\left(\mathrm{PC}_{13}-\mathrm{PC}_{0}\right)$ with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter $\left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right)$ with eight-bit immediate data. A branch by a BR instruction located at a page boundary differs from other cases: see figure 88 .

Zero-Page Addressing Mode: A program can branch to the zero-page subroutine area located at $\$ 0000-$ $\$ 003 \mathrm{~F}$ by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter $\left(\mathrm{PC}_{5}-\mathrm{PC}_{0}\right)$, and 0 s are placed in the eight highorder bits $\left(\mathrm{PC}_{13}-\mathrm{PC}_{6}\right)$.

Table Data Addressing Mode: A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

P Instruction: ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 88 . If bit 8 of the ROM data is 1 , the lower eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1 , the lower eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are $1, R O M$ data is written to the accumulator and the $B$ register, and also to the R1 and R2 port output registers at the same time.

The $P$ instruction has no effect on the program counter.
Branch destination of a BR instruction on a page boundary: When a BR instruction is on a page boundary $(256 n+255)$, the program counter will advance to the next page because of the hardware architecture. Therefore, when using a BR instruction on a page boundary, the branch destination should be set in the next page (see figure 88 ).

HMCS400 Series cross assemblers are provided with an automatic paging function that automatically turns the ROM page, irrespective of the model.

## HD404669 Series



Figure 87 P Instruction


Figure 88 Branching when the Branch Destination is on a Page Boundary

## Instruction Set

The MCU has 101 instructions, classified into the following 10 groups:

- Immediate instructions
- Register-to-register instructions
- RAM addressing instructions
- RAM register instructions
- Arithmetic instructions
- Compare instructions
- RAM bit manipulation instructions
- ROM addressing instructions
- Input/output instructions
- Control instructions

The functions of these instructions are listed in tables 25 to 34, and an opcode map is shown in table 35.
Table 25 Immediate Instructions


## HD404669 Series

Table 26 Register-Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{B} \rightarrow \mathrm{A}$ |  | 1/1 |
| Load B from A | LBA | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{A} \rightarrow \mathrm{B}$ |  | 1/1 |
| Load A from W | LAW | 0 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\mathrm{W} \rightarrow \mathrm{A}$ |  | 2/2* |
| Load A from Y | LAY | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{Y} \rightarrow \mathrm{A}$ |  | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{SPX} \rightarrow \mathrm{A}$ |  | 1/1 |
| Load A from SPY | LASPY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | SPY $\rightarrow$ A |  | 1/1 |
| Load A from MR | LAMR m | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ |  | m | $\mathrm{m}_{0}$ | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Exchange MR and A | XMRA m | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | m | $\mathrm{m}_{0}$ | $\mathrm{MR}(\mathrm{m}) \leftrightarrow \mathrm{A}$ |  | 1/1 |

Note: * The assembler automatically provides an operand for the second word of the LAW instruction.

## Table 27 RAM Address Instructions

| Operation <br> Load W from immediate | MnemonicLWI i | Operation Code |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Function } \\ & \hline i \rightarrow W \end{aligned}$ | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |  |  |  |
| Load $X$ from immediate | LXII | 1 | 0 | 0 | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $i \rightarrow X$ |  | 1/1 |
| Load Y from immediate | LYII | 1 | 0 | 0 | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $i \rightarrow Y$ |  | 1/1 |
| Load W from A | LWA |  |  |  |  |  |  | 0 | 0 | 0 | 0 | $\mathrm{A} \rightarrow \mathrm{W}$ |  | 2/2* |
| Load X from A | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow X$ |  | 1/1 |
| Load Y from A | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{A} \rightarrow \mathrm{Y}$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add A to Y | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $X \leftrightarrow S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $Y \leftrightarrow S P Y$ |  | 1/1 |
| $\begin{aligned} & \text { Exchange } X \text { and SPX, } \\ & Y \text { and SPY } \end{aligned}$ | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $X \leftrightarrow S P X, Y$ |  | 1/1 |

Note: * The assembler automatically provides an operand for the second word of the LWA instruction.

## HITACHI

## Table 28 RAM Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from memory | LAM (XY) | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  | $\begin{aligned} & M \rightarrow A \\ & (X \leftrightarrow S P X, Y \leftrightarrow S P Y) \end{aligned}$ |  | 1/1 |
| Load A from memory | LAMD d |  |  |  |  |  |  |  |  |  |  | $\mathrm{M} \rightarrow \mathrm{~A}$ |  | 2/2 |
| Load B from memory | LBM(XY) | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  |  | $\begin{aligned} & M \rightarrow B \\ & (X \leftrightarrow S P X, Y \leftrightarrow S P Y) \end{aligned}$ |  | 1/1 |
| Load memory from A | LMA(XY) | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{M} \\ & (\mathrm{X} \leftrightarrow \mathrm{SPX}, \mathrm{Y} \leftrightarrow \mathrm{SPY}) \end{aligned}$ |  | 1/1 |
| Load memory from A | LMAD d |  | $\mathrm{d}_{8}$ | $d_{7}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ |  |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load memory from A, increment $Y$ | LMAIY(X) | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  |  | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{M}, \mathrm{Y}+1 \rightarrow \mathrm{Y} \\ & (\mathrm{X} \leftrightarrow \mathrm{SPX}) \end{aligned}$ | NZ | 1/1 |
| Load memory from A, decrement $Y$ | LMADY(X) | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{M}, \mathrm{Y}-1 \rightarrow \mathrm{Y} \\ & (\mathrm{X} \leftrightarrow \mathrm{SPX}) \end{aligned}$ | NB | 1/1 |
| Exchange memory and A | XMA(XY) | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  | $\begin{aligned} & M \leftrightarrow A \\ & (X \leftrightarrow S P X, Y \leftrightarrow S P Y) \end{aligned}$ |  | 1/1 |
| Exchange memory and A | XMAD d |  | $\mathrm{d}_{8}$ | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{4} \end{aligned}$ |  |  |  |  | $\mathrm{M} \leftrightarrow \mathrm{A}$ |  | 2/2 |
| Exchange memory and B | XMB(XY) | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |  | $\begin{aligned} & M \leftrightarrow B \\ & (X \leftrightarrow S P X, Y \leftrightarrow S P Y) \end{aligned}$ |  | 1/1 |

Note: The meanings of ( XY ) and ( X ) are as follows:
Each instruction marked with (XY) has 4 mnemonics, each with different object codes. For example, different values of $x$ and $y$ of the opcode of the LAM $(X Y)$ instruction are given below.

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 | None |
| LAMX | 0 | 1 | $\mathrm{X} \leftrightarrow \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \leftrightarrow \mathrm{SPY}$ |
| LAMXY | 1 | 1 | $\mathrm{X} \leftrightarrow \mathrm{SPX}, \mathrm{Y} \leftrightarrow$ SPY |

Each instruction marked with $(X)$ has 2 mnemonics, each with different object codes. For example, different values of $x$ of the opcode of the LMAIY $(X)$ instruction are given below.

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 | None |
| LMAIYX | 1 | $\mathrm{X} \leftrightarrow$ SPX |

## HD404669 Series

Table 29 Arithmetic Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add immediate to A | Al i | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ |  | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal adjust for addition | DAA | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |
| Decimal adjust for subtraction | DAS | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  | 1/1 |
| Negate A | NEGA | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $\overline{\mathrm{A}}+1 \rightarrow \mathrm{~A}$ |  | 1/1 |
| Complement B | COMB | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate right A with carry | ROTR | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Rotate left A with carry | ROTL | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |  | 1/1 |
| Set carry | SEC | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | $1 \rightarrow \mathrm{CA}$ |  | 1/1 |
| Reset carry | REC | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | $0 \rightarrow$ CA |  | 1/1 |
| Test carry | TC | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |  | CA | 1/1 |
| Add A to memory | AM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to memory | AMD d | 0 $d_{9}$ | $\begin{gathered} 1 \\ \\ \mathrm{~d}_{8} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ { }_{3} \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \\ \hline \end{gathered}$ | $\begin{array}{r} 0 \\ 0 \\ \mathrm{~d}_{4} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ 4 d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ { }_{3} d_{2} \\ \hline \end{gathered}$ |  |  | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to memory with carry | AMC | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 1/1 |
| Add A to memory with carry | AMCD d | 0 $d_{9}$ 0 | $\begin{gathered} 1 \\ \\ \mathrm{~d}_{8} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ { }_{3} \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 5 d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ 4 d_{3} \\ \hline \end{gathered}$ |  |  |  | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 2/2 |
| Subtract A from memory with carry | SMC | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\begin{aligned} & \mathrm{M}-\mathrm{A}-\overline{\mathrm{CA}} \rightarrow \mathrm{~A} \\ & \mathrm{NB} \rightarrow \mathrm{CA} \end{aligned}$ | NB | 1/1 |
| Subtract A from memory with carry | SMCD d | 0 | $\begin{aligned} & 1 \\ & \mathrm{~d}_{8} \end{aligned}$ | $\begin{aligned} & 1 \\ & \mathrm{~d} 7 \end{aligned}$ | $\begin{gathered} 0 \\ 7 \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ 5 \\ 5 \end{gathered}$ | $\begin{gathered} 1 \\ 4 \\ { }_{4} d_{3} \end{gathered}$ |  |  |  | $\begin{aligned} & \mathrm{M}-\mathrm{A}-\overline{\mathrm{CA}} \rightarrow \mathrm{~A} \\ & \mathrm{NB} \rightarrow \mathrm{CA} \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 0 | 0 | $A \cup B \rightarrow A$ |  | 1/1 |
| AND memory with A | ANM | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND memory with A | ANMD d |  | $\begin{aligned} & 1 \\ & d_{8} \end{aligned}$ | $\begin{gathered} 1 \\ { }_{3}^{3} \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ 5 \\ \mathrm{~d}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ 4 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ { }_{3} d_{2} \end{gathered}$ |  |  | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR memory with A | ORM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR memory with $A$ | ORMD d | $\mathrm{d}_{9}$ | $\begin{gathered} 1 \\ d_{8} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{4} \end{aligned}$ | $\begin{gathered} 1 \\ 4 d_{3} \end{gathered}$ | $\begin{gathered} 1 \\ { }_{3} d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ l_{2} \\ d_{1} \end{gathered}$ |  | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR memory with A | EORM | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $A \oplus M \rightarrow A$ | NZ | 1/1 |
| EOR memory with A | EORMD d | $\mathrm{d}_{9}$ | $\begin{gathered} 1 \\ { }_{9} \mathrm{~d}_{8} \end{gathered}$ | $\begin{gathered} 0 \\ { }_{3} \mathrm{~d}_{7} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{gathered} 1 \\ 5 \\ \mathrm{~d}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ 4 d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ { }_{3} \mathrm{~d}_{2} \end{gathered}$ |  |  | $A \oplus M \rightarrow A$ | NZ | 2/2 |

Table 30 Compare Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate not equal to memory | INEM i | 0 | 0 | 0 | 0 | 1 | $0 \mathrm{i}_{3}$ | $\mathrm{i}_{2}$ |  | $\mathrm{i}_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate not equal to memory | INEMD i,d |  |  |  |  |  | $\begin{array}{ll} 0 & i_{3} \\ d_{4} & d_{3} \end{array}$ |  |  |  | $i \neq M$ | NZ | 2/2 |
| A not equal to memory | ANEM | 0 | 0 | 0 | 0 | 0 | 00 | 1 | 0 | 0 | $A \neq M$ | NZ | 1/1 |
| A not equal to memory | ANEMD d | 0 $d$ |  |  |  |  | $\begin{array}{ll} 0 & 0 \\ d_{4} & d_{3} \end{array}$ | $\mathrm{d}_{2}$ |  |  | $A \neq M$ | NZ | 2/2 |
| B not equal to memory | BNEM | 0 | 0 | 0 | 1 | 0 | 00 | 1 | 0 | 0 | $B \neq M$ | NZ | 1/1 |
| Y not equal to immediate | YNEI i | 0 | 0 | 0 | 1 | 1 | $1 \mathrm{i}_{3}$ | $\mathrm{i}_{2}$ |  | 0 | $Y \neq i$ | NZ | 1/1 |
| Immediate less than or equal to memory | ILEM i | 0 | 0 | 0 | 0 | 1 | $1 \mathrm{i}_{3}$ | $\mathrm{i}_{2}$ |  | $\mathrm{i}_{0}$ | $i \leq M$ | NB | 1/1 |
| Immediate less than or equal to memory | ILEMD i,d |  |  |  | $d_{6}$ | $\mathrm{d}_{5}$ | $\begin{array}{ll} 1 & i_{3} \\ d_{4} & d_{3} \end{array}$ |  |  |  | $i \leq M$ | NB | 2/2 |
| A less than or equal to memory | ALEM | 0 | 0 | 0 | 0 | 0 | 10 | 1 | 0 | 0 | $A \leq M$ | NB | 1/1 |
| A less than or equal to memory | ALEMD d |  | $\mathrm{d}_{8}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{7} \end{aligned}$ | $0$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{array}{ll} 1 & 0 \\ d_{4} & d_{3} \end{array}$ |  |  |  | $A \leq M$ | NB | 2/2 |
| B less than or equal to memory | BLEM | 0 | 0 | 1 | 1 | 0 | 00 | 1 | 0 | 0 | $B \leq M$ | NB | 1/1 |
| A less than or equal to immediate | ALEI i | 1 | 0 | 1 | 0 | 1 | $1 \mathrm{i}_{3}$ | $\mathrm{i}_{2}$ |  | $\mathrm{i}_{0}$ | $\mathrm{A} \leq i$ | NB | 1/1 |

Table 31 RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set memory bit | SEM n | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  | $\mathrm{n}_{0}$ | $1 \rightarrow \mathrm{M}$ ( n ) |  | 1/1 |
| Set memory bit | SEMD n, d |  |  | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ |  |  |  |  |  | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset memory bit | REM n | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  | $0 \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Reset memory bit | REMD n, d |  |  | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{4} \end{aligned}$ |  |  |  |  | $0 \rightarrow M(n)$ |  | 2/2 |
| Test memory bit | TM n | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |  |  | M ( n ) | 1/1 |
| Test memory bit | TM n, d |  | 1 | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | 0 |  |  |  |  |  | $M(\mathrm{n})$ | 2/2 |

## HD404669 Series

Table 32 ROM Address Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status <br> 1 | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on status 1 | BR b |  | 1 | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ |  |  |  |  |
| Long branch on status 1 | BRLu |  | $\begin{aligned} & 1 \\ & d_{8} \end{aligned}$ | $\begin{gathered} 0 \\ { }_{3} d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ |  |  |  |  |  | 1 | 2/2 |
| Long jump unconditionally | JMPL u |  | $\begin{gathered} 1 \\ \mathrm{~d}_{8} \end{gathered}$ | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ |  | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ |  |  |  |  |  |  |  | 2/2 |
| Subroutine jump on status 1 | CAL a | 0 | 1 | 1 | 1 | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  | 1 | 1/2 |
| Long subroutine jump on status 1 | CALL u |  | $\begin{gathered} 1 \\ \mathrm{~d}_{8} \end{gathered}$ | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{aligned} & 1 \\ & \mathrm{~d}_{6} \end{aligned}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{4} \end{aligned}$ | $\begin{array}{r} p_{3} \\ { }_{4} d_{3} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{p}_{2} \\ & \mathrm{~d}_{2} \end{aligned}$ |  |  |  | 1 | 2/2 |
| Table branch | TBR p | 0 | 0 | 1 | 0 | 1 | 1 | $p_{3}$ | $p_{2}$ | $\mathrm{p}_{1}$ |  |  | 1 | 1/1 |
| Return from subroutine | RTN | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  | 1/3 |
| Return from interrupt | RTNI | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $1 \rightarrow \mathrm{IE},$ <br> carry restored | ST | 1/3 |

Table 33 Input/Output Instructions

| Operation <br> Set discrete I/O latch | $\begin{aligned} & \text { Mnemonic } \\ & \hline \text { SED } \end{aligned}$ | Operation Code |  |  |  |  |  |  |  | $\begin{aligned} & \text { Function } \\ & \hline 1 \rightarrow \mathrm{D}(\mathrm{Y}) \end{aligned}$ | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 1 | 1 | 1 | 0 | 01 | 00 |  |  |  |
| Set discrete I/O latch direct | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} \mathrm{~m}_{0}$ | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset discrete I/O latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 01 | 00 | $0 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset discrete I/O latch direct | REDD m | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test discrete I/O latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 00 | 00 |  | D (Y) | 1/1 |
| Test discrete I/O latch direct | TDD m | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ |  | D (m) | 1/1 |
| Load A from R-port register | LAR m | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} \mathrm{~m}_{1}$ | $\mathrm{R}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Load B from R-port register | LBR m | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} m_{0}$ | $R(m) \rightarrow B$ |  | 1/1 |
| Load R-port register from $A$ | LRA m | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} m_{1}$ | $A \rightarrow R(m)$ |  | 1/1 |
| Load R-port register from B | LRB m | 1 | 0 | 1 | 1 | 0 | 0 | $\mathrm{m}_{3} \mathrm{~m}$ | $m_{2} \mathrm{~m}_{0}$ | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern generation | Pp | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{p}_{3} \mathrm{p}$ | $\mathrm{p}_{1} \mathrm{p}_{0}$ |  |  | 1/2 |

## HD404669 Series

## Table 34 Control Instructions

|  |  |  |  | Words/ <br> Operation | Mnemonic | Operation Code |  |  | Function | Status |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 / 1$ |
| Start serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $1 / 1$ |
| Standby mode/watch mode* | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $1 / 1$ |
| Stop mode/watch mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | $1 / 1$ |

Note: * Only after a transition from subactive mode.

## HD404669 Series

Table 35 Opcode Map

|  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R 9 H |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|  | 0 | NOP | XSPX | XSPY X | XSPXY | ANEM |  |  |  | AM |  |  |  | ORM |  |  |  |
|  | 1 | RTN | RTNI |  |  | ALEM |  |  |  | AMC |  |  |  | EORM |  |  |  |
|  | 2 | INEM i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 | ILEM i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 4 | LBM (XY) |  |  |  | BNEM |  |  |  | LAB |  |  |  | IB |  |  |  |
|  | 5 | LMAI | Y(X) |  |  | AYY |  |  |  | LASPY |  |  |  | IY |  |  |  |
|  | 6 | NEGA |  |  |  | RED |  |  |  | LASPX |  |  |  |  |  |  | TC |
| 0 | 7 | YNEI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 8 | XMA(XY) |  |  |  | SEM n (2) |  |  |  | REM n (2) |  |  |  | TM n (2) |  |  |  |
|  | 9 | LAM(XY) |  |  |  | LMA(XY) |  |  |  | SMC |  |  |  | ANM |  |  |  |
|  | A | ROTR | ROTL |  |  |  |  | DAA |  |  |  | DAS |  |  |  |  | LAY |
|  | B | TBR p(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | C | XMB(XY) |  |  |  | BLEM |  |  |  | LBA |  |  |  |  |  |  | DB |
|  | D | LMADY(X) |  |  |  | SYY |  |  |  | LYA |  |  |  |  |  |  | DY |
|  | E | TD |  |  |  | SED |  |  |  | LXA |  |  |  | REC |  |  | SEC |
|  | F | LWI i(2) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 0 | LBI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 | LYI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 | LXI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 | LAI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 4 | LBR m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 5 | LAR m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 6 | REDD m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 7 | LAMR m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 8 | AI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 9 | LMIIY i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | A | TDD m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | B | ALEI i(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | C | LRB m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | D | LRA m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | E | SEDD m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | F | XMRA m(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1-word/2-cycle instruction |  |  |  | 1-word/3-cycle instruction |  |  | RAM direct address instruction (2-word/2-cycle) | RAM direct address instruction (2-word/2-cycle) |  |  |  | $\square$ | 2-word/2-cycle instruction |  |  |

HD404669 Series


## HD404669 Series

## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming voltage | $V_{P P}$ | -0.3 to +14.0 | V | 1 |
| Pin voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.3\right)$ | V |  |
| Total permissible input current (to chip) | $\Sigma I_{0}$ | 100 | mA | 2 |
| Total permissible output current (from chip) | $-\sum \mathrm{I}_{0}$ | 50 | mA | 3 |
| Maximum input current (to chip) | $I_{0}$ | 4 | mA | 4,5 |
|  |  | 30 | mA | 4,6 |
| Maximum output current (from chip) | $-l_{0}$ | 4 | mA | 7,8 |
|  |  | 20 | mA | 7,9 |
| Operating temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ | 10 |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ | 11 |

Notes: 1. Applies to $\mathrm{D}_{13}\left(\mathrm{~V}_{\mathrm{PP}}\right)$ of the HD407A4669.
2. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to ground.
3. The total permissible output current is the total of output currents simultaneously flowing out from $V_{C C}$ to all I/O pins.
4. The maximum input current is the maximum current flowing from each $\mathrm{I} / \mathrm{O}$ pin to ground.
5. Applies to $D_{0}-D_{3}, R 0-R 4$ and R6-RA.
6. Applies to $D_{4}, D_{5}$ and $D_{9}-D_{11}$
7. The maximum output current is the maximum current flowing out from $\mathrm{V}_{\mathrm{CC}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
8. Applies to $D_{4}, D_{5}, D_{9}-D_{11}, R 0-R 4$ and R6-RA.
9. Applies to $\mathrm{D}_{0}-\mathrm{D}_{3}$.
10. The operating temperature indicates the temperature range in which power can be supplied to the LSI (voltage $\mathrm{V}_{\mathrm{CC}}$ shown in the electrical characteristics tables can be applied).
11. In the case of chips, the storage specification differs from that of the package products. Please consult your Hitachi sales representative for details.

Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

## Electrical Characteristics

DC Characteristics (HD404668, HD4046612, HD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; $\mathrm{HCD404669}: \mathrm{V}_{\mathrm{CC}}=1.8$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=+75^{\circ} \mathrm{C}$; HD407A4669: $\mathrm{V}_{\mathrm{CC}}=2.2$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-\mathbf{2 0}{ }^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET, $\overline{\mathrm{SCK}}_{1}$, <br> $\mathrm{SI}_{1}, \overline{\mathrm{NT}}_{0}, \overline{\mathrm{NT}}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\mathrm{INT}_{4}, \overline{\mathrm{STOPC}}$, <br> EVND | $0.9 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | - |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{CC}}-0.3$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | External clock operation |  |
| Input low voltage | VIL | RESET, $\overline{\text { SCK }}_{1}$, $\mathrm{SI}_{1}, \overline{\mathrm{INT}}_{0}, \overline{\mathrm{NT}}_{1}$, $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}$, STOPC, EVND | -0.3 | - | $0.10 \mathrm{~V}_{\text {cc }}$ | V | - |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | - | 0.3 | V | External clock operation |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}_{1}, \mathrm{SO}_{1}, \\ & \mathrm{TOC}, \mathrm{TOD} \end{aligned}$ | $\mathrm{V}_{C C}-0.5$ | - | - | V | $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}_{1}, \mathrm{SO}_{1}, \\ & \text { TOC, }{ }^{\text {TOD }} \end{aligned}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| I/O leakage current | $\left\|I_{\text {L }}\right\|$ | RESET, $\overline{\text { SCK }}_{1}$, <br> $\mathrm{SI}_{1}, \overline{\mathrm{INT}}_{0}, \overline{\mathrm{NT}}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\mathrm{INT}_{4}$, $\overline{\text { STOPC }}$, <br> EVND, OSC ${ }_{1}$, <br> $\mathrm{SO}_{1}$, TOC, <br> TOD | - | - | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Active mode current dissipation (digital input mode) | $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\text {cc }}$ | - | 2.5 | 5.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \end{aligned}$ | 2 |
|  | $\mathrm{ICC2}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | 0.3 | 1.0 | mA | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =3.0 \mathrm{~V}, \\ \mathrm{f}_{\mathrm{OSC}} & =800 \mathrm{kHz} \end{aligned}$ | 2 |
|  | $\mathrm{I}_{\mathrm{CC} 3}$ | $\mathrm{V}_{\text {cc }}$ | - | 5.0 | 9.0 | mA | HD40A4668, HD40A46612, HD40A4669, HD407A4669: $\begin{aligned} & V_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | 2 |

## HD404669 Series

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active mode current dissipation (analog compare mode) | $\mathrm{I}_{\text {CMP1 }}$ | $\mathrm{V}_{\text {cc }}$ | - | 6.5 | 9.0 | mA | $\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V}, \mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | 3 |
|  | $\mathrm{I}_{\text {CMP2 }}$ | $\mathrm{V}_{\text {c }}$ | - | 2.8 | 3.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}= \\ & 800 \mathrm{kHz} \end{aligned}$ | 3 |
|  | $\mathrm{I}_{\text {CMP3 }}$ | $\mathrm{V}_{\text {c }}$ | - | 9.0 | 13.0 | mA | HD40A4668, HD40A46612, HD40A4669, HD407A4669: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ | 3 |
| Standby mode current dissipation | $\mathrm{I}_{\text {SBY1 }}$ | $\mathrm{V}_{\text {c }}$ | - | 1.0 | 2.0 | mA | $\mathrm{V}_{\text {cC }}=5 \mathrm{~V}, \mathrm{f}_{\text {OSC }}=4 \mathrm{MHz}$ | 4 |
|  | $\mathrm{I}_{\text {SBY2 }}$ | $\mathrm{V}_{\text {c }}$ | - | 0.1 | 0.3 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=3 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}= \\ & 800 \mathrm{kHz} \end{aligned}$ | 4 |
|  | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\text {c }}$ | - | 2.0 | 4.0 | mA | HD40A4668, <br> HD40A46612, <br> HD40A4669, <br> HD407A4669: $\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}$ | 4 |
| Subactive mode current dissipation | $\mathrm{I}_{\text {SUB }}$ | $\mathrm{V}_{\text {c }}$ | - | 18 | 35 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, 32 \mathrm{kHz}$ <br> oscillator used | 5 |
| Watch mode current dissipation | $I_{\text {wTC }}$ | $\mathrm{V}_{\text {cc }}$ | - | 4 | 7.5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, 32 \mathrm{kHz}$ <br> oscillator used | 5 |
| Stop mode current dissipation | $\mathrm{I}_{\text {STOP }}$ | $\mathrm{V}_{\text {c }}$ | - | 0.5 | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \text {, no } 32 \mathrm{kHz}$ oscillator | 5 |
| Stop mode retention voltage | $\mathrm{V}_{\text {STOP }}$ | $\mathrm{V}_{\text {c }}$ | 1.5 | - | - | V | No 32 kHz oscillator | 6 |
| Comparator input reference voltage range | $\mathrm{VC}_{\text {ref }}$ | $\mathrm{VC}_{\text {ref }}$ | 0 | - | $\mathrm{V}_{\text {CC }}-1.2$ | V |  |  |

Notes: 1. Output buffer current is excluded.
2. Power supply current when the MCU is in the reset state and there are no I/O currents.

Test conditions: MCU:
Pins: $\quad$ RESET at $\mathrm{V}_{\mathrm{cc}}\left(\mathrm{V}_{\mathrm{cc}}-0.3 \mathrm{~V}\right.$ to $\left.\mathrm{V}_{\mathrm{cc}}\right)$
TEST at $\mathrm{V}_{\mathrm{cc}}\left(\mathrm{V}_{\mathrm{cc}}-0.3 \mathrm{~V}\right.$ to $\left.\mathrm{V}_{\mathrm{cc}}\right)$
3. Power supply current when pins $\mathrm{RD}_{0}$ and $\mathrm{RD}_{1}$ are in analog input mode and there are no $\mathrm{I} / \mathrm{O}$ currents.
Test conditions: MCU: DTMF not operating
Pins: $\quad \mathrm{RD}_{0} / \mathrm{COMP}_{0}$ : At GND (0 V to 0.3 V )

- $\mathrm{RD}_{1} / \mathrm{COMP}_{1}$ : At GND ( 0 V to 0.3 V )
- $\mathrm{RE}_{0} / \mathrm{VC}_{\text {ref }}$ : At GND ( 0 V to 0.3 V )


## HD404669 Series

4. Power supply current when the on-chip timers are operating and there are no I/O currents.

Test conditions: MCU: I/O reset
Serial interface stopped
DTMF not operating
Standby mode
Pins: RESET at GND ( 0 V to 0.3 V )
$\overline{T E S T}$ at $\mathrm{V}_{\mathrm{CC}}\left(\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$
5. These are the source currents when no I/O current is flowing.

Test conditions: Pins: RESET at GND ( 0 V to 0.3 V )
$\overline{T E S T}$ at $\mathrm{V}_{\mathrm{CC}}\left(\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$
$D_{13}$ at $V_{C C}\left(V_{C C}-0.3 V\right.$ to $\left.V_{C C}\right)$ for the HD407A4669
6. The required voltage for RAM data retention.

## HD404669 Series

I/O Characteristics for Standard Pins (HD404668, HD4046612, HD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; $\mathrm{HCD404669}$ : $\mathrm{V}_{\mathrm{CC}}=$ 1.8 to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=+75^{\circ} \mathrm{C}$; HD407A4669: $\mathrm{V}_{\mathrm{CC}}=2.2$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $D_{12}, D_{13}, R 0$ to R4, R6 to RA, RD, $\mathrm{RE}_{0}$ | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | - |  |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & D_{12}, D_{13}, R 0 \text { to } \\ & R 4, R 6 \text { to } R A, \\ & R D, R E_{0} \end{aligned}$ | -0.3 | - | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V | - |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | R0 to R4, R6 to RA | $V_{c c}-0.5$ | - | - | V | $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | R0 to R4, R6 to RA | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| I/O leakage current | $\left\|I_{I L}\right\|$ | $\mathrm{D}_{12}$, R0 to R4, R6 to RA, RD, $\mathrm{RE}_{0}$ | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
|  |  | $\mathrm{D}_{13}$ | - | - | 1 | $\mu \mathrm{A}$ | HD404668, HD4046612, HD404669, HCD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
|  |  |  | - | - | 1 | $\mu \mathrm{A}$ | HD407A4669: <br> $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to <br> $V_{C C}$ | 1 |
|  |  |  | - | - | 20 | $\mu \mathrm{A}$ | HD407A4669: $\mathrm{V}_{\mathrm{in}}=0 \mathrm{~V} \text { to } 0.3 \mathrm{~V}$ | 1 |
| Pull-up MOS current | $-I_{P U}$ | R0 to R4, R6 to RA | 10 | 50 | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |  |
| Input high voltage | $\mathrm{V}_{\mathrm{IHA}}$ | $\begin{aligned} & \mathrm{COMP}_{0} \\ & \mathrm{COMP}_{1} \end{aligned}$ | $V C_{\text {ref }}+0.1$ | - | - | V | Analog compare mode |  |
| Input low voltage | $\mathrm{V}_{\text {ILA }}$ | $\begin{aligned} & \mathrm{COMP}_{0}, \\ & \mathrm{COMP}_{1} \end{aligned}$ | - | - | $V C_{\text {ref }}-0.1$ | V | Analog compare mode |  |

Note: 1. Output buffer current is excluded.

## HD404669 Series

I/O Characteristics for High-Current (HD404668, HD4046612, HD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=+75^{\circ} \mathrm{C}$; HD407A4669: $\mathrm{V}_{\mathrm{CC}}=2.2$ to $5.5 \mathrm{~V}, \mathrm{GND}=0$ $\mathrm{V}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{0} \text { to } D_{5}, D_{9} \text { to } \\ & D_{11} \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | - |  |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0} \text { to } \mathrm{D}_{5}, \mathrm{D}_{9} \text { to } \\ & \mathrm{D}_{11} \end{aligned}$ | -0.3 | - | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V | - |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0} \text { to } D_{5}, D_{9} \text { to } \\ & D_{11} \end{aligned}$ | $\mathrm{V}_{\text {CC }}-0.5$ | - | - | V | $-^{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
|  |  | $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ | $\mathrm{V}_{\text {CC }}-2.0$ | - | - | V | $\begin{aligned} & -\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{oL}}$ | $\begin{aligned} & \mathrm{D}_{0} \text { to } \mathrm{D}_{5}, \mathrm{D}_{9} \text { to } \\ & \mathrm{D}_{11} \end{aligned}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
|  |  | $\begin{aligned} & D_{4}, D_{5}, D_{9} \text { to } \\ & D_{11} \end{aligned}$ | - | - | 2.0 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{cC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
| I/O leakage current | $\left\|I_{1 L}\right\|$ | $\begin{aligned} & D_{0} \text { to } D_{5}, D_{9} \text { to } \\ & D_{11} \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Pull-up MOS current | $-_{\text {PU }}$ | $\begin{aligned} & D_{4}, D_{5}, D_{9} \text { to } \\ & D_{11} \end{aligned}$ | 10 | 50 | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |  |
| Pull-down MOS current | $\mathrm{I}_{\text {PD }}$ | $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ | 10 | 50 | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=3 \mathrm{~V} \end{aligned}$ |  |

Note: 1. Output buffer current is excluded.

## HD404669 Series

DTMF Characteristics (HD404668, HD4046612, HD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} ; \mathrm{HCD404669}: \mathrm{V}_{\mathrm{CC}}=1.8$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=+75^{\circ} \mathrm{C}$; HD407A4669: $\mathrm{V}_{\mathrm{CC}}=2.2$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-\mathbf{2 0}{ }^{\circ} \mathrm{C}$ to $+\mathbf{7 5}^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tone output voltage (1) | $\mathrm{V}_{\mathrm{OR}}$ | TONER | 500 | 660 | - | $\mathrm{mV}_{\text {rms }}$ | $\begin{aligned} & \mathrm{VT}_{\text {ref }}-\mathrm{GND}=2.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{CC}}=2.2 \text { to } 5.0 \mathrm{~V} \end{aligned}$ | 1 |
| Tone output voltage (2) | $\mathrm{V}_{\mathrm{OC}}$ | TONEC | 520 | 690 | - | mV rms | $\begin{aligned} & \mathrm{VT}_{\text {ref }}-\mathrm{GND}=2.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{CC}}=2.2 \text { to } 5.0 \mathrm{~V} \end{aligned}$ | 1 |
| Tone output distortion | \%DIS | - | - | 3 | 7 | \% | Short circuit between TONER and TONEC, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 2 |
| Tone output ratio | $\mathrm{dB}_{\mathrm{CR}}$ | - | - | 2.5 | - | dB | Short circuit between TONER and TONEC, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 2 |
| Notes: These characteristics are guaranteed with an operating frequency, $\mathrm{f}_{\text {osc }}$, of $400 \mathrm{kHz}, 800 \mathrm{kHz}, 2 \mathrm{MHz}$, $3.58 \mathrm{MHz}, 4 \mathrm{MHz}, 7.16 \mathrm{MHz}$, or 8 MHz . <br> 1. See figure 89. <br> 2. See figure 90. |  |  |  |  |  |  |  |  |

## HD404669 Series

AC Characteristics (HD404668, HD4046612, HD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}$ $=+75^{\circ} \mathrm{C}$; HD407A4669: $\mathrm{V}_{\mathrm{CC}}=2.2$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock oscillation frequency | $\mathrm{f}_{\text {Osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | 400 | - | kHz |  | 1 |
|  |  |  | - | 800 | - | kHz |  | 1 |
|  |  |  | - | 2 | - | MHz |  | 1 |
|  |  |  | - | 3.58 | - | MHz |  | 1 |
|  |  |  | - | 4 | - | MHz |  | 1 |
|  |  |  | - | 7.16 | - | MHz | HD40A4668, <br> HD40A46612, <br> HD40A4669, <br> HD407A4669: <br> $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$ to 5.5 V | 1 |
|  |  |  | - | 8 | - | MHz |  |  |
|  |  | X1, X2 | - | 32.768 | - | kHz |  |  |
| Instruction cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | - | - | 8 | - | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \text { division by } 32 \end{aligned}$ | 2 |
|  |  |  | - | 4 | - | $\mu s$ | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \text { division by } 16 \end{aligned}$ | 2 |
|  |  |  | - | 2 | - | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \\ & \text { division by } 8 \end{aligned}$ | 2 |
|  |  |  | - | 1 | - | $\mu s$ | $\begin{aligned} & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \\ & \text { division by } 4 \end{aligned}$ | 2 |
|  | $\mathrm{t}_{\text {subcyc }}$ | - | - | 244.14 | - | $\mu s$ | 32 kHz oscillator used, division by 8 | 3 |
|  |  |  | - | 122.07 | - | $\mu s$ | 32 kHz oscillator used, division by 4 | 3 |
| Oscillation stabilization time (ceramic oscillator) | $\mathrm{t}_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 7.5 | ms |  | 4, 5 |
| Oscillation stabilization time (crystal oscillator) | $t_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 30 | ms |  | 4,5,12 |
|  |  | X1, X2 | - | - | 2 | s | $\begin{aligned} & \mathrm{T}_{\mathrm{a}}=-10^{\circ} \mathrm{C} \text { to } \\ & +60^{\circ} \mathrm{C} \end{aligned}$ | 4 |
| External clock high width | $\mathrm{t}_{\text {CPH }}$ | $\mathrm{OSC}_{1}$ | 1100 | - | - | ns | $\mathrm{f}_{\text {OSC }}=400 \mathrm{kHz}$ | 6 |
|  |  |  | 550 | - | - | ns | $\mathrm{f}_{\mathrm{OSc}}=800 \mathrm{kHz}$ |  |
|  |  |  | 215 | - | - | ns | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}$ |  |
|  |  |  | 115 | - | - | ns | $\mathrm{f}_{\text {OSC }}=3.58 \mathrm{MHz}$ |  |
|  |  |  | 105 | - | - | ns | $\mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}$ |  |
|  |  |  | 57.5 | - | - | ns | $\mathrm{f}_{\text {OSC }}=7.16 \mathrm{MHz}$ | 6, 11 |
|  |  |  | 52.5 | - | - | ns | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ |  |

## HD404669 Series

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External clock low width | $\mathrm{t}_{\mathrm{CPL}}$ | $\mathrm{OSC}_{1}$ | 1100 | - | - | ns | $\mathrm{f}_{\text {Osc }}=400 \mathrm{kHz}$ | 6 |
|  |  |  | 550 | - | - | ns | $\mathrm{f}_{\text {Osc }}=800 \mathrm{kHz}$ |  |
|  |  |  | 215 | - | - | ns | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}$ |  |
|  |  |  | 115 | - | - | ns | $\mathrm{f}_{\text {OSC }}=3.58 \mathrm{MHz}$ |  |
|  |  |  | 105 | - | - | ns | $\mathrm{f}_{\text {OSC }}=4 \mathrm{MHz}$ |  |
|  |  |  | 57.5 | - | - | ns | $\mathrm{f}_{\text {OSC }}=7.16 \mathrm{MHz}$ | 6, 11 |
|  |  |  | 52.5 | - | - | ns | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ |  |
| External clock rise time | $\mathrm{t}_{\mathrm{CPr}}$ | $\mathrm{OSC}_{1}$ | - | - | 150 | ns | $\mathrm{f}_{\mathrm{OSC}}=400 \mathrm{kHz}$ | 6 |
|  |  |  | - | - | 75 | ns | $\mathrm{f}_{\text {Osc }}=800 \mathrm{kHz}$ |  |
|  |  |  | - | - | 35 | ns | $\mathrm{f}_{\mathrm{Osc}}=2 \mathrm{MHz}$ |  |
|  |  |  | - | - | 25 | ns | $\mathrm{f}_{\text {OSC }}=3.58 \mathrm{MHz}$ |  |
|  |  |  | - | - | 20 | ns | $\mathrm{f}_{\mathrm{Osc}}=4 \mathrm{MHz}$ |  |
|  |  |  | - | - | 12.5 | ns | $\mathrm{f}_{\text {OSC }}=7.16 \mathrm{MHz}$ | 6, 11 |
|  |  |  | - | - | 10 | ns | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ |  |
| External clock fall time | $\mathrm{t}_{\text {CPf }}$ | $\mathrm{OSC}_{1}$ | - | - | 150 | ns | $\mathrm{f}_{\mathrm{OSC}}=400 \mathrm{kHz}$ | 6 |
|  |  |  | - | - | 75 | ns | $\mathrm{f}_{\mathrm{OSC}}=800 \mathrm{kHz}$ |  |
|  |  |  | - | - | 35 | ns | $\mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz}$ |  |
|  |  |  | - | - | 25 | ns | $\mathrm{f}_{\text {OSC }}=3.58 \mathrm{MHz}$ |  |
|  |  |  | - | - | 20 | ns | $\mathrm{f}_{\text {OSC }}=4 \mathrm{MHz}$ |  |
|  |  |  | - | - | 12.5 | ns | $\mathrm{f}_{\text {OSC }}=7.16 \mathrm{MHz}$ | 6, 11 |
|  |  |  | - | - | 10 | ns | $\mathrm{f}_{\text {OSC }}=8 \mathrm{MHz}$ |  |
| $\overline{\mathrm{INT}}_{0}-\mathrm{INT}_{4}$, EVND high widths | $\mathrm{t}_{\mathrm{H}}$ | $\overline{\mathrm{INT}}_{0}$ to $\mathrm{INT}_{4}$, EVND | 2 | - | - | $\begin{aligned} & \mathrm{t}_{\mathrm{cyc}} / \\ & \mathrm{t}_{\mathrm{subcyc}} \end{aligned}$ | - | 7 |
| $\overline{\mathrm{INT}}_{0}-\mathrm{INT}_{4}, \mathrm{EVND}$ <br> low widths | $t_{\text {IL }}$ | $\begin{aligned} & \overline{\mathrm{INT}}_{0} \text { to } \mathrm{INT}_{4}, \\ & \text { EVND } \end{aligned}$ | 2 | - | - | $\begin{aligned} & \mathrm{t}_{\mathrm{cyc}} / \\ & \mathrm{t}_{\text {subcyc }} \end{aligned}$ | - | 7 |
| RESET high width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | - | 8 |
| STOPC low width | $\mathrm{t}_{\text {STPL }}$ | $\overline{\text { STOPC }}$ | 1 | - | - | $\mathrm{t}_{\mathrm{RC}}$ | - | 9 |
| RESET fall time | $\mathrm{t}_{\text {RSTf }}$ | RESET | - | - | 20 | ms | - | 8 |
| $\overline{\text { STOPC rise time }}$ | $\mathrm{t}_{\text {STPr }}$ | $\overline{\text { STOPC }}$ | - | - | 20 | ms | - | 9 |
| Input capacitance | $\mathrm{C}_{\text {in }}$ | All pins except $D_{13}$ | - | - | 15 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}, \end{aligned}$ |  |
|  |  | $\mathrm{D}_{13}$ | - | - | 15 | pF | $\begin{aligned} & \text { HD40A4668, } \\ & \text { HD40A46612, } \\ & \text { HD40A4669, } \\ & \text { HCD404669, } \\ & \text { HD404668, } \\ & \text { HD4046612, } \\ & \text { HD404669: } \\ & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \\ & \hline \end{aligned}$ |  |
|  |  |  | - | - | 40 | pF | HD407A4669: $\mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ |  |


| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Analog comparator <br> stabilization time | $\mathrm{t}_{\text {сsтв }}$ | $\mathrm{COMP}_{0}$ to | - | - | 2 | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ to 5.5 V | 10 |
|  |  | $\mathrm{COMP}_{1}$ |  |  |  |  |  |  |

Notes: 1. Set bits 0 and 1 (SSR10, SSR11) of system clock select register 1 (SSR1: \$029) and bits 2 and 3 (SSR22, SSR23) of system clock select register 2 (SSR2: \$02A) according to the system clock frequency used.
2. Set bits 0 and 1 (SSR20, SSR21) of system clock select register 2 (SSR2: \$02A) according to the system clock frequency division ratio used.
3. Set bit 2 (SSR12) of system clock select register 1 (SSR1: \$029) according to the subsystem clock frequency division ratio used.
4. The oscillation stabilization time is defined as follows:
(1) The time required for the oscillation to settle after $\mathrm{V}_{\mathrm{cc}}$ has reached the minimum specification value at power-on.
(2) The time required for the oscillation to settle after RESET input has gone high when stop mode is cleared.
(3) The time required for the oscillation to settle after $\overline{\text { STOPC }}$ input has gone low when stop mode is cleared.
To ensure enough time for the oscillation to settle at power-on or when stop mode is cleared, input the RESET or STOPC signal for at least time $t_{R C}$. The oscillation stabilization time will depend on the circuit constants and stray capacitance. The oscillator should be determined in consultation with the oscillator manufacturer.
5. Set bits 0 and 1 (MISO, MIS1) in the miscellaneous register (MIS: \$00C) according to the oscillation stabilization time of the system oscillator.
6. See figure 91.
7. See figure 92.

Unit $\mathrm{t}_{\mathrm{cyc}}$ applies when the MCU is in standby mode or active mode.
Unit $t_{\text {subcyc }}$ applies when the MCU is in watch mode or subactive mode.
8. See figure 93.
9. See figure 94.
10. This is the time required for the analog comparator to settle, ensuring that the correct data is read, after pins $\mathrm{RD}_{0} / \mathrm{COMP}_{0}$ and $\mathrm{RD}_{1} / \mathrm{COMP}_{1}$ are set to analog input mode.
11. Applies to the HD40A4668, HD40A46612, HD40A4669, and HD407A4669. The test condition is $\mathrm{V}_{\mathrm{CC}}=4.0$ to 5.5 V .
12. Applies to the HD404668, HD4046612, HD404669, HCD404669, HD40A4668, HD40A46612, and HD40A4669. The test condition is $\mathrm{V}_{\mathrm{cc}}=2.0$ to 5.5 V .

## HD404669 Series

Serial Interface Timing Characteristics (HD404668, HD4046612, HD404669, HD40A4668, HD40A46612, HD40A4669: $\mathrm{V}_{\mathrm{CC}}=1.8$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; $\mathrm{HCD404669}$ : $\mathrm{V}_{\mathrm{CC}}=$ 1.8 to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=+75^{\circ} \mathrm{C}$; HD407A4669: $\mathrm{V}_{\mathrm{CC}}=2.2$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

## During Transmit Clock Output

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit clock cycle time | $\mathrm{t}_{\text {scyc }}$ | $\overline{S C K}_{1}$ | 1.0 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | Load shown in figure 96 | 1 |
| Transmit clock high width | $\mathrm{t}_{\text {SCKH }}$ | $\overline{S C K}_{1}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Load shown in figure 96 | 1 |
| Transmit clock low width | $\mathrm{t}_{\text {SCKL }}$ | $\overline{S C K}_{1}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Load shown in figure 96 | 1 |
| Transmit clock rise time | $\mathrm{t}_{\text {SCKr }}$ | $\overline{S C K}_{1}$ | - | - | 100 | ns | Load shown in figure 96 | 1 |
| Transmit clock fall time | $\mathrm{t}_{\text {SCKf }}$ | $\overline{S C K}_{1}$ | - | - | 100 | ns | Load shown in figure 96 | 1 |
| Serial output data delay time | $\mathrm{t}_{\text {Dso }}$ | $\mathrm{SO}_{1}$ | - | - | 300 | ns | Load shown in figure 96 | 1 |
| Serial input data setup time | $\mathrm{t}_{\text {ss }}$ | $\mathrm{SI}_{1}$ | 200 | - | - | ns | - | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HS}}$ | $\mathrm{SI}_{1}$ | 200 | - | - | ns | - | 1 |

Note: 1. Refer to figure 95.

## During Transmit Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit clock cycle time | $\mathrm{t}_{\text {cyc }}$ | $\overline{S C K}_{1}$ | 1.0 | - | - | $\mathrm{t}_{\text {cyc }}$ | - | 1 |
| Transmit clock high width | $\mathrm{t}_{\text {scKH }}$ | $\overline{\mathrm{SCK}}_{1}$ | 0.4 | - | - | ${ }^{\text {tscyc }}$ | - | 1 |
| Transmit clock low width | $\mathrm{t}_{\text {sckL }}$ | $\overline{\mathrm{SCK}}_{1}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | - | 1 |
| Transmit clock rise time | $\mathrm{t}_{\text {sckr }}$ | $\overline{\mathrm{SCK}}_{1}$ | - | - | 100 | ns | - | 1 |
| Transmit clock fall time | $\mathrm{t}_{\text {sckf }}$ | $\overline{\mathrm{SCK}}_{1}$ | - | - | 100 | ns | - | 1 |
| Serial output data delay time | $\mathrm{t}_{\text {DSo }}$ | $\mathrm{SO}_{1}$ | - | - | 300 | ns | Load shown in figure 96 | 1 |
| Serial input data setup time | $\mathrm{t}_{\text {ss }}$ | $\mathrm{SI}_{1}$ | 200 | - | - | ns | - | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HS}}$ | $\mathrm{SI}_{1}$ | 200 | - | - | ns | - | 1 |

Note: 1. Refer to figure 95.


Figure 89 Tone Output Load Circuit


Figure 90 Distortion and $\mathrm{dB}_{\mathbf{C R}}$ Load Circuit


Figure 91 External Clock Timing

$$
\overline{\mathrm{INT}}_{0} \text { to } \mathrm{INT}_{4}, \mathrm{EVND}
$$



Figure 92 Interrupt Timing

## HD404669 Series

RESET


Figure 93 Reset Timing


Figure $94 \quad \overline{\text { STOPC Timing }}$


Note: * $\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ and 0.4 V are the threshold voltages during serial clock output.
$0.9 \mathrm{~V}_{\mathrm{CC}}$ and $0.1 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltages during serial clock input.

Figure 95 Serial Interface Timing

## HD404669 Series



Figure 96 Timing Load Circuit

## HD404669 Series

## Notes on ROM Out

Please note the following when ordering HD404668, HD4046612, HD40A4668, or HD40A46612 ROM.
On ROM out, fill the ROM area indicated below with 1 s to create the same data size as a 16 -kword version (HD404669, HD40A4669). A 16-kword data size is required to change ROM data to mask manufacturing data since the program used is for a 16 -kword version.

This limitation applies when using an EPROM or a data base.


## HD404668/HD4046612/HD404669/HCD404669/HD40A4668/HD40A46612/HD40A4669 Option List

Please check off the appropriate applications and enter the necessary information.

| Date of order | / |
| :--- | :--- |
| Customer |  |
| Department |  |
| Name |  |
| ROM code name |  |
| LSI number |  |
| (Hitachi entry) |  |


| 1. ROM Size |  |  |
| :--- | :--- | :--- |
| $\square$ | Standard operation version: HD404668 | 8-kword |
| $\square$ | High-speed operation version: HD40A4668 |  |
| $\square$ | Standard operation version: HD4046612 | 12-kword |
| $\square$ | High-speed operation version: HD40A46612 |  |
| $\square$ | Standard operation version: HD404669 | 16-kword |
| $\square$ | High-speed operation version: HD40A4669 |  |
| $\square$ | Chip version: HCD404669 |  |

2. Optional Functions

| $*$ | $\square$ | With 32-kHz CPU operation, with time-base for clock |
| :---: | :---: | :--- |
| $*$ | $\square$ | Without 32-kHz CPU operation, with time-base for clock |
|  | $\square$ | Without 32-kHz CPU operation, without time-base for clock |

Note: * Options marked with an asterisk require a subsystem crystal oscillator (X1, X2).
3. ROM Code Data Type

Please specify the first type below (the upper bits and lower bits are mixed together), when using the EPROM on-package microcomputer type (including ZTAT ${ }^{\mathrm{TM}}$ version).
$\square \quad$ The upper bits and lower bits are mixed together. The upper five bits and lower five bits are programmed to the same EPROM in alternating order (i.e., LULULU...).The upper bits and lower bits are separated. The upper five bits and lower five bits are programmed to different EPROMs
4. System Oscillator $\left(\mathrm{OSC}_{1}\right.$ and $\left.\mathrm{OSC}_{2}\right)$

| $\square$ | Ceramic oscillator | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- | :--- |
| $\square$ | Crystal oscillator | $\mathrm{f}=$ | MHz |
| $\square$ | External clock | $\mathrm{f}=$ | MHz |

5. Stop Mode

| $\square$ | Used |
| :--- | :--- |
| $\square$ | Not used |

6. Package

| $\square$ | FP-64A |
| :--- | :--- |
| $\square$ | Chip |

Note: The specifications of shipped chips differ from of the package product. Please contact our sales staff for details.

## HD404669 Series

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

Hitachi, Ltd.
Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) $\vdots$ http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan $\vdots$ http://www.hitachi.co.jp/Sicd/indx.htm

## For further information write to

| Hitachi Semiconductor | Hitachi Europe GmbH |  | Hitachi Asia (Hong Kong) Ltd. |
| :---: | :---: | :---: | :---: |
| (America) Inc. | Electronic components Group |  | Group III (Electronic Components) |
| 179 East Tasman Drive, | Dornacher Straße 3 | Hitachi Tower | 7/F., North Tower, World Finance Centre, |
| San Jose, CA 95134 | D-85622 Feldkirchen, Munich | Singapore 049318 | Harbour City, Canton Road, Tsim Sha Tsui, |
| Tel: <1> (408) 433-1990 | Germany | Tel: 535-2100 | Kowloon, Hong Kong |
| Fax: <1>(408) 433-0223 | $\begin{aligned} & \text { Tel:<49> (89) } 9 \text { 9180-0 } \\ & \text { Fax: <49> (89) } 9293000 \end{aligned}$ | Fax: 535-1533 | Tel: <852> (2) 7359218 Fax: <852> (2) 7300281 |
|  | Hitachi Europe Ltd. | Hitachi Asia Ltd. | Telex: 40815 HITEC HX |
|  | Electronic Components Group. | Taipei Branch Office |  |
|  | Whitebrook Park | 3F, Hung Kuo Building. No.167, |  |
|  | Lower Cookham Road | Tun-Hwa North Road, Taipei (105) |  |
|  | Maidenhead | Tel: <886> (2) 2718-3666 |  |
|  | Berkshire SL6 8YA, United Kingdom | Fax: <886> (2) 2718-8180 |  |
|  | Tel: <44> (1628) 585000 |  |  |
|  | Fax: <44> (1628) 778322 |  |  |


[^0]:    Note: * The STOPC interrupt request is valid only in stop mode.

[^1]:    Note: In a reset and in stop mode, since the I/O control registers are reset, input/output pins go to the high-

