

Preliminary Datasheet

Specifications in this document are tentative and subject to change.

R8C/32G Group, R8C/32H Group RENESAS MCU

R01DS0026EJ0010 Rev.0.10 Feb 08, 2011

1. Overview

1.1 Features

The R8C/32G Group, R8C/32H Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/32G Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Automobiles and others

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/32G Group. Tables 1.3 and 1.4 outline the Specifications for R8C/32H Group.

Table 1.1 Specifications for R8C/32G Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
	diff	Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		 • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		 Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.5 Product List for R8C/32G Group.
	flash	·
Power Supply	Voltage detection	Power-on reset
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 15, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts	•	Number of interrupt vectors: 69
		• External Interrupt: 7 (INT × 3, Key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	• 14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 28
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
	T: 55	measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
	Timer DC	shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD (1)	16 bits × 2 (with 4 capture/compare registers)
	Timor NO V	Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	1	1 1 1 1 1 1 1

Note:

1. Timer RD in these products does not support full-spec emulators. Use the on-chip debugging emulator for debugging.

Table 1.2 Specifications for R8C/32G Group (2)

Item	Function	Specification	
Serial	UART0	Clock synchronous serial I/O/UART x 1 channel	
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function	
Synchronous S	Serial	1	
Communication	n Unit (SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)	
A/D Converter		10-bit resolution × 4 channels, includes sample and hold function, with sweep mode	
Comparator B		2 circuits	
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V	
		Programming and erasure endurance: 10,000 times (data flash)	
		1,000 times (program ROM)	
		Program security: ROM code protect, ID code check	
		Debug functions: On-chip debug, on-board flash rewrite function	
		Background operation (BGO) function	
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)	
Voltage			
Current consur	mption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)	
Operating Ambient Temperature		-40 to 85°C (J version)	
		-80 to 125°C (K version) (1)	
Package		20-pin SSOP	
		Package code: PLSP0020JB-A (previous code: 20P2F-A)	

1. Specify the K version if K version functions are to be used.

Table 1.3 Specifications for R8C/32H Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/32H Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 15, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts	•	Number of interrupt vectors: 69
		• External Interrupt: 7 (INT x 3, Key input x 4)
		Priority levels: 7 levels
Watchdog Time	er	14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 28
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
	Timer RC	shot generation mode
	Tilllel KC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD (1)	16 bits × 2 (with 4 capture/compare registers)
	THINGI IND (1)	Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
		mode (i wini odiput z pina with fixed period)

1. Timer RD in these products does not support full-spec emulators. Use the on-chip debugging emulator for debugging.

Table 1.4 Specifications for R8C/32H Group (2)

Item	Function	Specification	
Serial	UART0	Clock synchronous serial I/O/UART x 1 channel	
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function	
Synchronous S	Serial	1	
Communication	n Unit (SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)	
A/D Converter		10-bit resolution × 4 channels, includes sample and hold function, with sweep mode	
Comparator B		2 circuits	
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 	
		Programming and erasure endurance: 100 times (program ROM)	
		Program security: ROM code protect, ID code check	
		Debug functions: On-chip debug, on-board flash rewrite function	
Operating Free	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)	
Voltage			
Current consu	mption	Typ. 7 mA (VCC = 5.0 V , $f(XIN) = 20 \text{ MHz}$)	
Operating Ambient Temperature		-40 to 85°C (J version)	
		-80 to 125°C (K version) (1)	
Package		20-pin SSOP	
		Package code: PLSP0020JB-A (previous code: 20P2F-A)	

^{1.} Specify the K version if K version functions are to be used.

1.2 Product List

R8C/32G Group, R8C/32H Group

Table 1.5 lists Product List for R8C/32G Group and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/32G Group. Table 1.6 lists Product List for R8C/32H Group and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/32H Group.

Table 1.5 Product List for R8C/32G Group

Current of Feb 2011

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F21324GJSP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A	J version
R5F21326GJSP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0020JB-A	
R5F21324GKSP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A	K version
R5F21332GKSP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0020JB-A	

(D): Under development




Figure 1.1 Part Number, Memory Size, and Package of R8C/32G Group

Table 1.6 Product List for R8C/32H Group

Current of Feb 2011

Part No.	ROM Capacity		RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F21324HJSP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A	J version
R5F21326HJSP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0020JB-A	
R5F21324HKSP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A	K version
R5F21326HKSP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0020JB-A	

(D): Under development




Figure 1.2 Part Number, Memory Size, and Package of R8C/32H Group

Figure 1.2 shows a Block Diagram.




Figure 1.3 **Block Diagram**

1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outline the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View)

Table 1.7 Pin Name Information by Pin Number

Pin			I/O Pin Functions for Peripheral Modules			es	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	A/D Converter, Comparator B
1		P3_5		TRCIOD/TRDIOA0/ TRDCLK	(CLK2)	SSCK	
2		P3_7		TRAO/TRDIOC0	(RXD2/SCL2/ TXD2/SDA2)	SSO	
3	RESET						
4	XOUT	P4_7					
5	VSS/AVSS						
6	XIN	P4_6					
7	VCC/AVCC						
8	MODE						
9		P4_5	ĪNT0		(RXD2/SCL2)		ADTRG
10		P1_7	INT1	(TRAIO)			IVCMP1
11		P1_6			CLK0	(SSI)	IVREF1
12		P1_5	(INT1)	(TRAIO)	RXD0		
13		P1_4			TXD0		
14		P1_3	KI3	TRBO(/TRDIOD1)			AN11
15		P1_2	KI2	(TRCIOB/ TRDIOC1)			AN10
16		P4_2					VREF
17		P1_1	KI1	TRCIOA/TRCTRG/ TRDIOB1			AN9
18		P1_0	KI0	TRDIOA1			AN8
19		P3_3	ĪNT3	TRCCLK/TRDIOD0	CTS2/RTS2	(SSI)	IVCMP3
20		P3_4		TRCIOC/TRDIOB0		SCS	IVREF3

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Tables 1.8 and 1.9 list Pin Functions.

Table 1.8 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	ĪNT0 to ĪNT1, ĪNT3	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.9 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN8 to AN11	- 1	Analog input pins to A/D converter
	ADTRG	Ι	A/D external trigger input pin
Comparator B	IVCMP1, IVCMP3	1	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

2. Central Processing Unit (CPU)

R8C/32G Group, R8C/32H Group

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/32G Group

R8C/32G Group, R8C/32H Group

Figure 3.1 is a Memory Map of R8C/32G Group. The R8C/32G Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/32G Group

3.2 **R8C/32H Group**

Figure 3.2 is a Memory Map of R8C/32H Group. The R8C/32H Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/32H Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h	Training Time Common regions		555
0011h			
0011h			
0012H		+	
0013h		+	
0014H	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0015h	riigii oposu oir-oilip oscillatoi ooittioi negistei i	TINA	witen stripping
0016h			
001711 0018h			
0019h			
0019h			
001An			
001Ch	Count Course Distortion Made Desister	CSPR	00h
001Cn	Count Source Protection Mode Register	CSPR	7.7
00451			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h			
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b (5)
0035h		+	0010000000
0035h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0030h	Voltage Detection i Level Delect Neglater	VEILS	550001115
003711 0038h	Voltage Monitor 0 Circuit Control Register	VW0C	110000105 (4)
110000	voltage Monitor o Circuit Control Register	VVVOC	1100X010b ⁽⁴⁾
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	1100X011b ⁽⁵⁾ 10001010b

X: Undefined Notes: 1. The

- The blank areas are reserved and cannot be accessed by users.

 The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer 2. reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

SFR Information (2) (1) Table 4.2

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h	, , , ,		
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	·		
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register	SSUIC	XXXXX000b
0050h		-	
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h		_	
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	,		
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh	i i i i i i i i i i i i i i i i i i i		
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h		+	
006Ah	+		
006Bh			
006Ch	+		
006Dh	+		
006Eh	+		
006Fh	+		
0070h	+		
0070h	+		
007111 0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b XXXXXX000b
0073h	voltago monitor z interrupt control Negister	VOIVIFZIO	7/1/1/00D
0074H			
0075h			
0076h			
0077h 0078h			
0079h			
007Ah			
007Bh			
007Ch 007Dh	1		
007Eh 007Fh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (3) (1) Table 4.3

Address	Pogietor	Symbol	After Reset
0080h	Register DTC Activation Control Register	DTCTL	00h
	DTC Activation Control Register	DICIL	oon
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
		DTCEN4	
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh			
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h		<u> </u>	
0094n			+
0095h	+		
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh		+	
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h	- T		XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00A9H	UART2 Transmit Buffer Register	U2TB	XXh
	UARTZ Transmit Buller Register	0218	
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h	-		
00B1h			+
00B3h			
	+		
00B4h			
00B5h			
00B6h			
00B7h			
00B8h		1	
00B9h			
00BAh			1
00BRh	UART2 Special Mode Register 5	U2SMR5	00h
00BBh	UART2 Special Mode Register 4	U2SMR4	00h
	UART2 Special Mode Register 4 UART2 Special Mode Register 3	U2SMR4 U2SMR3	000X0X0Xb
		LU2SMR3	LUUUXUXUXD
00BDh			
00BDh 00BEh 00BFh	UART2 Special Mode Register 2 UART2 Special Mode Register 2	U2SMR2 U2SMR	X0000000b X0000000b

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	- °		000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh			000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			000000
00D1h			
00D2h			
00D3h		+	<u> </u>
00D3h	A/D Mode Register	ADMOD	00h
00D4h	A/D Input Select Register	ADINSEL	11000000b
00D5h	A/D Control Register 0	ADCON0	00h
00D6H	A/D Control Register 1	ADCON0 ADCON1	00h
00D7h 00D8h	AND CONTROL REGISTER 1	ADCONT	UUII
00D8h			
00D9H			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	XXh
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	XXh
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			1
00F8h			
00F9h			
00F9h 00FAh			
00F9h 00FAh 00FBh			
00F9h 00FAh 00FBh 00FCh			
00F9h 00FAh 00FBh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

Address	Register	Symbol	After Reset
0100h	o	TRACR	
	Timer RA Control Register Timer RA I/O Control Register	TRAIOC	00h
0101h			00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
0103H		TRBIOC	00h
	Timer RB I/O Control Register		
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0111h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h	Timor ito oddinor	1110	00h
012711 0128h	Timer DC Conerel Decistor A	TRCGRA	FFh
	Timer RC General Register A	IRCGRA	
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh	1		FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0131h	Timer RC Output Master Enable Register	TRCOER	01111111b
1	Timer RC Output Master Enable Register Timer RC Trigger Control Register		
0133h	Timer No migger Control Register	TRCADCR	00h
0134h			
0135h			
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
	Timer RD Output Waster Enable Register 2 Timer RD Output Control Register	TRDOCK	00h
しょうしゃ			UUII
013Dh			006
013Dh 013Eh 013Fh	Timer RD Digital Filter Function Select Register 0 Timer RD Digital Filter Function Select Register 1	TRDDF0 TRDDF1	00h 00h

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

A ddraga	Desistes	Symbol	After Deset
Address	Register		After Reset
0140h	Timer RD Control Register 0	TRDCR0 TRDIORA0	00h 10001000b
0141h	Timer RD I/O Control Register A0		
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h		1	00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times 112 Control (10gloto) 711		FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	Time ND Scheral Neglater D1	TREGRET	FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh	Time ND Schelar Register & F	INDONOT	FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh	Tillier ND General Negister DT	INDONDI	FFh
0160h			1111
0161h			
0161h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah		 	
016An		 	
016Ch		1	
016Dh		 	
016Dh		-	
016En			
016Fn 0170h		1	
0170h 0171h		1	
		1	
0172h		1	
0173h		1	
0174h			
0175h		-	
0176h		1	
0177h		-	
0178h		ļ	
0179h		ļ	
017Ah		1	
017Bh		1	
017Ch		ļ	
017Dh		1	
017Eh		1	
017Fh		1	
Villadefiaed			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
		TRASR	00h
0180h	Timer RA Pin Select Register		
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	- Children Colock Hogiston	000.1	00.1
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L	SSTDR	FFh
0195h	SS Transmit Data Register H	SSTDRH	FFh
0195h	SS Receive Data Register L	SSRDR	FFh
0197h	SS Receive Data Register H	SSRDRH	FFh
0198h	SS Control Register H	SSCRH	00h
0199h	SS Control Register L	SSCRL	01111101b
019Ah	SS Mode Register	SSMR	00010000b
019Bh	SS Enable Register	SSER	00h
019Ch	SS Status Register	SSSR	00h
019Dh	SS Mode Register 2	SSMR2	00h
019Eh	CO Mode Register 2	CONTE	0011
019Fh			
1			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B1II	Flash Memory Status Register	FST	10000X00b
	Flash Memory Status Register	F31	100000000
01B3h		EMPO	
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
		1	
01B9h 01BAh			
01BAh			
01BAh 01BBh			
01BAh 01BBh 01BCh			
01BAh 01BBh 01BCh 01BDh			
01BAh 01BBh 01BCh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Address Addr	
O1C1h	er Reset
0102h	
O1C3h	
O1C3h	≺b
Oil CAh	
O1C5h O1C7h O1C8h O1C7h O1C8h O1C7h O1C8h O1C7h O1C8h O1C7h O1C8h O1C7h O1C8h O1C8	
0106h	
O1C7h	
01C8h 01C9h 01CAh 01CBh 01CCh 01CDh 01CEh 01CEh 01Dh 01Dh 01Dh 01Dh 01Dh 01Dh 01Dh 01D	(b
01C9h 01CAh 01CBh 01CCh 01CCh 01CEh 01CFh 01Dh 01Dh 01Dh 01Dh 01Dh 01Dh 01Dh 01D	
01C8h 01CBh 01CCh 01CCh 01CCh 01CEh 01CFh 01Dh 01Dh 01Dh 01Dh 01Dh 01Dh 01Dh 01D	
01CAh	
01CBh	
01CCh	
O1CDh	
01CEh 01CFh 01D0h 01D0h 01D1h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01D9h 01D9h 01D9h 01D9h 01DDh 01DDh 01DEh 01ESh 01E3h 01E3h 01E8h 01EBh	
010Fh 01D0h 01D1h 01D2h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DBh 01DDh 01DDh 01DDh 01DEh 01DFh 01DEh 01DEh 01DFh 01DEh 01DEh 01DFh 01Eh 01Eh 01Eh 01Eh 01Eh 01Eh 01Eh 01E	
010Fh 01D0h 01D1h 01D2h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DBh 01DDh 01DDh 01DDh 01DEh 01DFh 01DEh 01DEh 01DFh 01DEh 01DEh 01DFh 01Eh 01Eh 01Eh 01Eh 01Eh 01Eh 01Eh 01E	
01D0h 01D1h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DAh 01DBh 01DDh 01DDh 01DDh 01DEh 01DDh 01DEh 01Eh 01E1h 01E3h 01E3h 01E4h 01E6h 01E6h 01E6h 01E6h 01E6h 01E8h 01EBh	
01D1h 01D2h 01D3h 0 01D4h 0 01D6h 0 01D7h 0 01D8h 0 01D9h 0 01DAh 0 01DBh 0 01DCh 0 01DDh 0 01DFh 0 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E3h 0 01E3h 0 01E4h 0 01E5h 0 01E6h 0 01E7h 0 01E8h 0 01E9h 0 01E8h 0 01EBh 0 01ECh 0	
01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DBh 01DCh 01DDh 01DFh 01DFh 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E2h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E8h 01EBh 01EBh 01ECh	
01D3h 01D4h 01D5h 0 01D6h 0 01D7h 0 01D8h 0 01D9h 0 01D8h 0 01DBh 0 01DCh 0 01DDh 0 01DFh 0 01Eh 0 01Eh 0 01Eh 0 01Eh 0 01Eh 0 01Eh 0 01E3h 0 01E5h 0 01E6h 0 01E8h 0 01E8h 0 01EAh 0 01ECh 0	
01D4h 01D5h 01D6h 01D7h 01D8h 01D8h 01DAh 01DBh 01DCh 01DDh 01DFh 01DFh 01E0h PUR0 01E1h PUR1 01E2h 01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01E8h 01E8h 01E8h 01E9h 01E9h 01E0h <td></td>	
01D5h 01D6h 01D7h 01D8h 01D9h 01D9h 01DAh 01DBh 01DCh 01DBh 01DEh 01DFh 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E2h PUR1 01E3h 01E4h 01E6h 01E6h 01E8h 01E8h 01E8h 01E8h 01EAh 01ECh 01EBh 01ECh 01ECh 01ECh 01EDh 01EDh	
01D5h 01D6h 01D7h 01D8h 01D9h 01D9h 01DAh 01DBh 01DCh 01DBh 01DEh 01DFh 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E2h PUR1 01E3h 01E4h 01E6h 01E6h 01E8h 01E8h 01E8h 01E8h 01EAh 01ECh 01EBh 01ECh 01ECh 01ECh 01EDh 01EDh	
01D6h 01D7h 01D8h 01D9h 01DAh 01DBh 01DBh 01DCh 01DCh 01DDh 01DFh 01DFh 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E2h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01E9h 01E9h 01EAh 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EDh	
01D7h 01D8h 01D9h 01DAh 01DBh 01DCh 01DEh 01DFh 01E0h Pull-Up Control Register 0 PUR0 01E1h Pull-Up Control Register 1 PUR1 01E3h 01E3h 01E3h 01E6h 01E7h 01E8h 01E8h 01ECh 01EDh	
01D8h 01D9h 01DAh 01DBh 01DBh 01DCh 01DDh 01DEh 01DFh 01DEh 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E3h 00h 01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01E9h 01EBh 01EBh 01ECh 01ECh 01EDh 01EDh	
01D9h 01DAh 01DBh 01DCh 01DDh 01DEh 01DFh 01DFh 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E3h PUR1 01E3h 01E3h 01E4h 01E5h 01E6h 01E6h 01E7h 01E8h 01E9h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EDh	
01DAh 01DBh 01DCh 01DDh 01DEh 01DEh 01DFh 01E0h 01E0h Pull-Up Control Register 0 01E1h Pull-Up Control Register 1 01E2h PUR1 01E3h 01E4h 01E5h 01E6h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EDh	
01DBh 01DCh 01DDh 01DFh 01E0h 01E0h PURO 01E1h Pull-Up Control Register 0 PUR0 01E1h PUR1 01E2h 01E3h 01E4h 01E6h 01E7h 01E8h 01EAh 01EBh 01ECh	
01DCh 01DDh 01DEh 01DFh 01E0h PUR0 00h 01E1h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E4h 01E4h 01E5h 01E5h 01E6h 01E7h 01E8h 01E9h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EDh 01EDh	
01DCh 01DDh 01DEh 01DFh 01E0h PUR0 00h 01E1h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E4h 01E4h 01E5h 01E5h 01E6h 01E7h 01E8h 01E9h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EDh 01EDh	
01DDh 01DEh 01DFh 01DFh 01E0h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E3h 01E4h 01E5h 01E6h 01E6h 01E7h 01E8h 01E8h 01E9h 01EAh 01EAh 01EAh 01EBh 01EBh 01ECh 01ECh 01EDh	
01DEh 01DFh 01E0h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E3h 01E4h 01E5h 01E6h 01E6h 01E6h 01E7h 01E8h 01E9h 01E9h 01EAh 01EBh 01EBh 01EBh 01ECh 01ECh 01EDh 01EDh <t< td=""><td></td></t<>	
01DFh 01E0h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E4h 01E5h 01E6h 01E6h 01E7h 01E8h 01E8h 01E9h 01EAh 01EAh 01EBh 01EBh 01ECh 01ECh 01ECh 01EDh 01EDh <t< td=""><td></td></t<>	
01E0h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E4h 01E5h 01E6h 01E6h 01E6h 01E7h 01E8h 01E9h 01E9h 01EAh 01EAh 01EAh 01EBh 01EBh 01ECh 01ECh 01ECh 01EDh	
01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 00h 00h 01E3h 01E4h 00h 01E5h 01E6h 00h 01E7h 01E8h 00h 01E9h 00h 00h 01EAh 00h 00h 01EBh 00h 00h 01ECh 01EDh 00h	
01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 00h 00h 01E3h 01E4h 00h 01E5h 01E6h 00h 01E7h 01E8h 00h 01E9h 00h 00h 01EAh 00h 00h 01EBh 00h 00h 01ECh 01EDh 00h	
01E2h 01E3h 01E4h 01E5h 01E5h 01E6h 01E7h 01E8h 01E9h 01E9h 01EBh 01EBh 01EBh 01ECh 01ECh	
01E3h 01E4h 01E5h 01E6h 01E6h 01E7h 01E8h 01E9h 01EBh 01EBh 01EBh 01ECh 01ECh	
01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01EBh 01ECh 01EDh	
01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01EBh 01ECh 01EDh	
01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01EBh 01ECh 01EDh	
01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01EBh 01ECh 01EDh	
01E7h 01E8h 01E9h 01EAh 01EBh 01EBh 01ECh 01EDh	
01E8h 01E9h 01EAh 01EBh 01ECh 01EDh	
01E9h 01EAh 01EBh 01ECh 01EDh	
01EAh	
01EBh	
01EBh	
01ECh	
01EDh	
OTECH CONTROL OF THE	
01EFh	
01F0h	·
01F1h	
01F2h	
01F3h	
01F4h	
01F5h Input Threshold Control Register 0 VLT0 00h	
01F6h Input Threshold Control Register 1 VLT1 00h	·
01F7h	
01F8h Comparator B Control Register 0 INTCMP 00h	
01F9h	
01FAh External Input Enable Register 0 INTEN 00h	
01FBh	·
01FCh INT Input Filter Select Register 0 INTF 00h	
01FDh	
01FEh Key Input Enable Register 0 KIEN 00h	
01FFh V. Undefined	

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

Table 4.9	SFR initiation (9) (1)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
: :	DTC Transfer Vector Area		XXh
			XXh
	DTC Transfer Vector Area DTC Transfer Vector Area		
2C3Ah			XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h	D 10 Control Bata 1	5.05.	XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh	1		XXh
2C5Ch	1		XXh
2C5Dh			XXh
2C5Eh			XXh
2C5En	1		XXh
	DTC Control Data 4	DTCD4	
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	1		XXh
2C6Ah	1		XXh
2C6Bh	1		XXh
2C6Ch	1		XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh	-		XXh
	•		LAAH

X: Undefined Note:

^{1.} The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10**

Address	· /	Symbol	After Reset
2C70h	Register DTC Control Data 6	Symbol DTCD6	XXh After Reset
2C71h	DTC Control Data o	БТСБб	XXh
2C7111	-		XXh
2C73h	-		XXh
2C74h	-		
2074H	4		XXh
2C75h	4		XXh
2C76h	4		XXh
2C77h	DT0 0	DT0D7	XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah	1		XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh	1		XXh
2C8Ch	1		XXh
2C8Dh	1		XXh
2C8Eh	1		XXh
2C8Fh	1		XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h	 - · · · · · · · · · · · · · · · · · · 		XXh
2C92h	†		XXh
2C93h	+		XXh
2C94h	+		XXh
2C95h	+		XXh
2C96h	-		XXh
2C97h	-		XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h	DIC Control Data 11	ысын	XXh
2C99h	-		XXh
	-		
2C9Bh	4		XXh
2C9Ch	4		XXh
2C9Dh	4		XXh
2C9Eh	4		XXh
2C9Fh	DTO Control Data 40	DTODAG	XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	-		XXh
2CA2h			XXh
2CA3h			XXh
2CA4h	_		XXh
2CA5h			XXh
2CA6h	_		XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh	1		XXh
2CABh	1		XXh
2CACh	1		XXh
2CADh	1		XXh
2CAEh	1		XXh
2CAFh	1		XXh
Y: Undefined	I	l .	1

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) (1) **Table 4.11**

14510 4.1	or it information (11)		
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h	1		XXh
2CB7h	†		XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	2 10 00111101 2010 10	2.02.0	XXh
2CBAh	-		XXh
2CBBh			XXh
2CBCh	-		XXh
2CBDh	-		XXh
2CBEh	-		XXh
2CBEII	4		XXh
	DTC Control Data 40	DTCD46	
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh	†		XXh
2CCEh	†		XXh
2CCFh	1		XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h	DTC Control Data 10	БТОБТО	XXh
2CD2h	-		XXh
2CD3h	-		XXh
2CD3h	-		XXh
	4		
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh]		XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h	1		XXh
2CE2h	1		XXh
2CE3h	1		XXh
2CE4h	1		XXh
2CE5h	1		XXh
2CE6h	1		XXh
2CE7h	1		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h	DIO CONTO Data 21	DICDZI	XXh
	4		
2CEAh	4		XXh
2CEBh	-		XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh
Y. Undefined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:		•	-
2FFFh			
	•		

X: Undefined

ID Code Areas and Option Function Select Area Table 4.13

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:	LIDO		[(NI=t= O)
FFE3h	ID2		(Note 2)
FFEBh	ID3		(Note 2)
· ·	ושל		(Note 2)
FFEFh	ID4		(Note 2)
:			,
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:		1050	I (N. c. 4)
FFFFh	Option Function Select Register	OFS	(Note 1)

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.
- When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Note:
 1. The blank areas are reserved and cannot be accessed by users.

R8C/32G Group, R8C/32H Group

5. **Electrical Characteristics**

Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage (1)		-0.3 to Vcc + 0.3	V
IIN	Input current (1)	(2, 3, 4)	-4 to 4	mA
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	300	mW
		$85^{\circ}C < T_{opr} \le 125^{\circ}C$	125	
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

- 1. Meet the specified range for the input voltage or the input current.
- Applicable ports: P1, P3_3 to P3_5, P3_7, P4_5
 The total input current must be 12 mA or less.
- 4. Even if no voltage is supplied to Vcc, the input current may cause the MCU to be powered on and operate. When a voltage is supplied to Vcc, the input current may cause the supply voltage to rise. Since operations in any cases other than above are not guaranteed, use the power supply circuit in the system to ensure the supply voltage for the MCU is stable within the specified range.

Table 5.2 Recommended Operating Conditions (1)

Symbol	Parameter		Conditions		Standard		Unit		
Symbol		Ган	ametei		Min. Typ. Max		Max.	- Offic	
Vcc/AVcc	Supply voltage					2.7	_	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Other th	an CMOS ir	•		0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.55 Vcc	-	Vcc	V
			function (I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
			(I/O port)	: 0.5 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.7 Vcc	-	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.85 Vcc	-	Vcc	V
			l clock input			1.2	-	Vcc	V
VIL	Input "L" voltage	Other th	an CMOS ir	•		0	-	0.2 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0	-	0.2 Vcc	V
		(I/O port)	function	input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.4 Vcc	V
			: 0.5 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0	-	0.3 Vcc	V	
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.55 Vcc	V
				: 0.7 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0	-	0.45 Vcc	V
		Externa	l clock input	(XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output "H	" current	Sum of all	pins IOH(peak)		_	-	-80	mA
IOH(sum)	Average sum output "H" current Sum of all pins IOH(avg)				-	-	-40	mA	
IOH(peak)	Peak output "H" curi					-	-	-10	mA
IOH(avg)	Average output "H"					-	-	-5	mA
IOL(sum)	Peak sum output "L'	current	Sum of all	pins IOL(peak)		-	-	80	mA
IOL(sum)	0	erage sum output "L" current Sum of all pins IOL(avg)			-	-	40	mA	
IOL(peak)	Peak output "L" curr					-	-	10	mA
IOL(avg)	• ,	Average output "L" current				-	-	5	mA
f(XIN)	XIN clock input oscil	lation fred	quency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	20	MHz
fOCO40M	When used as the c	ount sour	ce for timer	RC or timer RD (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	=	=	20	MHz
	System clock freque	ncy			2.7 V ≤ Vcc ≤ 5.5 V	=	=	20	MHz
f(BCLK)	CPU clock frequenc	y			2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz

- 1. VCC = 2.7 to 5.5 V and Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.

Table 5.3 Recommended Operating Conditions (2)

Symbol	Symbol Parameter		Conditions		Unit		
Syllibol				Min.	Тур.	Max.	Offic
IIC(H)	High input injection current	P1, P3_3 to P3_5, P3_7, P4_5	$V_I > V_{CC}$	-	-	2	mA
IIC(L)	Low input injection current	P1, P3_3 to P3_5, P3_7, P4_5	$V_I < V_{SS}$	-	-	-2	mA
Σ IIC	Total injection current			=	-	8	mA

1. Vcc = 4.5 to 5.5 V and Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.




Figure 5.1 Ports P1, P3 and P4 Timing Measurement Circuit

Table 5.4 A/D Converter Characteristics

Symbol	Parameter		Conditions		Standard			Unit
Symbol					Min.	Тур.	Max.	Onit
=	Resolution		Vref = AVCC		=	-	10	Bit
=	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	=	-	±3	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	=	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	=	-	±2	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	=	=	±2	LSB
φAD	D A/D conversion clock		4.0 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	-	20	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}$ (2)		2	-	10	MHz
			$2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}$ (2)		2	=	5	MHz
_	Tolerance level impedance				_	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V , ϕ	AD = 20 MHz	2.2	-	-	μS
		8-bit mode	Vref = AVCC = 5.0 V , ϕ	AD = 20 MHz	2.2	-	-	μS
tsamp	Sampling time $\phi AD = 20 \text{ MHz}$		0.80	-	-	μS		
lVref	Vref current		Vcc = 5 V, XIN = f1 = φAD = 20 MHz		=	45	-	μА
Vref	Reference voltage				2.7	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4 MHz		1.14	1.34	1.54	V

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V, Vss = 0 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
_	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	-	0.1	_	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	=	17.5	=	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance (2)	R8C/32G Group	1,000 (3)	-	-	times
		R8C/32H Group	100 (3)	=	=	times
_	Byte program time (program/erase endurance ≤ 100 times)		-	80	300	μS
_	Byte program time (program/erase endurance > 100 times)		_	80	500	μS
_	Block erase time		-	0.3	4	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
=	Time from suspend until erase restart		=	=	30+CPU clock x 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	-	5.5	V
=	Read voltage		2.7	=	5.5	V
_	Program, erase temperature		-40	_	85 (J version) 125 (K version)	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C (8)	20	=	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version) (under consideration), unless otherwise
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100, 1,000), each block can be erased n times. For example, if 4,096 1byte writes are performed to different addresses in block, a 4 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta = 125°C and 7,000 hours in Ta = 85°C.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol			Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)	endurance ⁽²⁾ 10,000 ⁽³⁾		_	times	
=	Byte program time (program/erase endurance ≤ 1,000 times)		=	160	950	μS
=	Byte program time (program/erase endurance > 1,000 times)		=	300	950	μS
=	Block erase time (program/erase endurance ≤ 1,000 times)		=	0.2	1	S
=	Block erase time (program/erase endurance > 1,000 times)		=	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	3+CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	ı	-	μS
=	Time from suspend until erase restart		=	_	30+CPU clock x 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30+CPU clock x 1 cycle	μS
_	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-40	-	85°C (J version), 125°C (K version)	°C
_	Data hold time (7)	Ambient temperature = 55 °C (8)	20	1	_	year

- Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified. 1.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta = 125°C and 7,000 hours in Ta = 85°C.




Figure 5.2 Time delay until Suspend

Table 5.8 **Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level	At the falling of Vcc	2.70	2.85	3.05	V
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	=	6	150	μS
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		_	_	100	μS

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.80	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.00	4.30	4.60	V
=	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		-	0.10	-	V
=	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_7 – 0.1) V	=	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		=	=	100	μS

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		=	0.10	=	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	=	20	150	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μS


- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -40 \text{ to } 85^{\circ}\text{C}$ (J version) / $-40 \text{ to } 125^{\circ}\text{C}$ (K version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec

Notes:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic	
_	High-speed on-chip oscillator frequency after reset	$Vcc = 2.7 \text{ V to } 5.5 \text{ V}, \\ -40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C (J)} /$	-	40	-	MHz	
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (3)	-40 °C \leq Topr \leq 125°C (K)	-	36.864	-	MHz	
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register		-	32	-	MHz	
	High-speed on-chip oscillator frequency temperature • supply voltage dependence (2)		-5	-	5	%	
-	Oscillation stability time		_	200	-	μS	
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	=	μΑ	

- 1. The measurement condition is Vcc = 2.7 to 5.5 V, $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version).
- 2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.
- This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency	$2.7 \text{ V} \leq \text{Vcc} < 4.2 \text{ V}$	106.25	125	143.75	kHz
		4.2 V ≤ Vcc ≤ 5.5 V	112.5	125	137.5	
fOCO-WDT	Low-speed on-chip oscillator frequency for watchdog	2.7 V ≤ Vcc < 4.2 V	106.25	125	143.75	kHz
	timer	4.2 V ≤ Vcc ≤ 5.5 V	112.5	125	137.5	
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	3	_	μΑ

Note:

1. The measurement condition is Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	(Unit		
Symbol	r alametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

- 1. The measurement condition is VCC = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Cumbal	Parameter		Conditions		Standard			
Symbol			Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time			4	=	=	tcyc (2)	
tHI	SSCK clock "H" width	1		0.4	-	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	=	1	tcyc (2)	
		time	Slave		-	-	1	μS
tfall	SSCK clock falling time	Master		-	=	1	tcyc (2)	
		Slave		-	-	1	μS	
tsu	SSO, SSI data input	setup time		100	-	=	ns	
tH	SSO, SSI data input	hold time		1	-	=	tcyc (2)	
tLEAD	SCS setup time	Slave		1tcyc + 50	_		ns	
tLAG	SCS hold time	Slave		1tcyc + 50	-	-	ns	
ton	SSO, SSI data output delay time			-	=	1	tcyc (2)	
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns	
tor	SSI slave out open til	me	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns	

^{1.} VCC = 2.7 to 5.5 V, VSS = 0 V and $T_{OPT} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

^{2.} $1 \text{tcyc} = \frac{1}{f1(s)}$




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.16 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Symbol	Parameter	romotor	Condition		Standard		Unit
Symbol	Fai	ametei	Condition	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Iон = −5 mA	Vcc - 2.0	-	Vcc	V
			IOH = -200 μA	Vcc - 0.3	-	Vcc	V
		XOUT	IOH = -200 μA	1.0	-	Vcc	V
Vol	VoL Output "L" voltage	Other than XOUT	IoL = 5 mA	-	-	2.0	V
			Ιοι = 200 μΑ	-	-	0.45	V
		XOUT	Ιοι = 200 μΑ	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAI, TRDIOCI, TRDIOCI, TRDIOCI, TRDIOCI, TRCICCI, TRDIOCI, TRCICCI, TRCICCI, ADTRG, RXDO, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 5.0 V	0.1	1.2	-	V
		RESET	Vcc = 5.0 V	0.1	1.2	-	V
lін	Input "H" current		VI = 5 V, $Vcc = 5.0 V$	_	-	1.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5.0 V	-	=	-1.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V	25	50	100	kΩ
RfXIN	Feedback resistance	XIN		-	0.3	=	МΩ
VRAM	RAM hold voltage		During stop mode	2.0	-	-	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{Topr} = -40 \text{ to } 85^{\circ}\text{C}$ (J version) / $-40 \text{ to } 125^{\circ}\text{C}$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.17 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Parameter	rameter Condition	Standard			Unit	
Symbol	Farameter		Condition	Min.	Тур.	Max.	Offic
Tcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	ı	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	110	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5.0	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	=	15.0	-	μА

^{1.} The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 5.18 Electrical Characteristics (3) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition		Standard			
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.6	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	=	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	330	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5.0	320	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	60	_	μА

^{1.} The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at $Topr = -40^{\circ}\text{C}$ to 85°C (J ver)/ -40°C to 125°C (K ver))

Table 5.19 External Clock Input (XOUT)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	=	ns	
twh(xout)	XOUT input "H" width	24	=	ns	
twl(xout)	XOUT input "L" width	24	=	ns	




Figure 5.7 External Clock Input Timing Diagram when VCC = 5 V

Table 5.20 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	=	ns	
tWL(TRAIO)	TRAIO input "L" width	40	=	ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.21

Serial Interface

Cumbal	Parameter	Condition	Star	Standard		
Symbol	i arameter	Condition	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time		200	-	ns	
tw(ckh)	CLKi input "H" width		100	-	ns	
tw(ckl)	CLKi input "L" width		100	-	ns	
td(C-Q)	TXDi output delay time	When external clock selected	=	90	ns	
th(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time		10	_	ns	
th(C-D)	RXDi input hold time		90	-	ns	
td(C-Q)	TXDi output delay time		=	10	ns	
tsu(D-C)	RXDi input setup time	When internal clock selected	90	-	ns	
th(C-D)	RXDi input hold time		90	-	ns	

i = 0, 2




Figure 5.9 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.22 External Interrupt $\overline{\text{INTi}}$ (i = 0 to 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	ĪNTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	=	ns	

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.10 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.23 Electrical Characteristics (4) [2.7 V \leq Vcc < 4.2 V]

Cumbal	Parameter		Condition		Standard			
Symbol	Par	i alametei		Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Other than XOUT	IOH = −1 mA	Vcc - 0.5	-	Vcc	V	
		XOUT	IOH = -200 μA	1.0	-	Vcc	V	
Vol	Output "L" voltage	Other than XOUT	IoL = 1 mA	-	-	0.5	V	
		XOUT	Ιοι = 200 μΑ	-	-	0.5	V	
VT+-VT-	Hysteresis INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOA0, TRDIOA0, TRDIOA0, TRDIOA1, TRDIOA1, TRDIOA1, TRDIOA1, TRCTRG, TRCCLK, ADTRG, RXDO, RXD2, CLKO, CLK2, SSI, SCL, SDA, SSO RESET		Vcc = 3.0 V	0.1	0.4		V	
Iн	Input "H" current	1	VI = 3 V, Vcc = 3.0 V	_		1.0	μА	
IIL	Input "L" current		VI = 0 V, Vcc = 3.0 V	_	_	-1.0	μА	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	42	84	168	kΩ	
RfXIN	Feedback resistance	XIN		_	0.3	-	ΜΩ	
Rfxcin	Feedback resistance	XCIN		-	8	-	МΩ	
VRAM	RAM hold voltage	•	During stop mode	2.0	_	1	V	

^{1.} $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$ and $\text{T}_{\text{Opr}} = -40$ to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.24 Electrical Characteristics (5) [2.7 V \leq Vcc < 3.3 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	t	Unit
Symbol	Farameter			Min.	Тур.	Max.	5
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	14.5	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.6	12.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	1	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	=	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
		mode ⁽¹⁾	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	85	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	110	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	13.0	-	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 5.25 Electrical Characteristics (6) [2.7 V \leq Vcc < 3.3 V] (Topr = -40 to 125°C (K version), unless otherwise specified.)

Symbol	Doromotor		Condition		Standard	ł	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Oill
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	14.5	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	1	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	2.2	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	14.5	mA
	mode ⁽¹⁾	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.0	-	mA	
	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	85	390	μА	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	320	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5	310	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	=	55.0	=	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Timing Requirements

R8C/32G Group, R8C/32H Group

(Unless Otherwise Specified: VCC = 3 V, VSS = 0 V at $Topr = -40^{\circ}\text{C}$ to 85°C (J ver)/ -40°C to 125°C (K ver))

Table 5.26 External Clock Input (XOUT)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width 24 -				
twl(xout)	XOUT input "L" width 24 -				




Figure 5.11 External Clock Input Timing Diagram when VCC = 3 V

Table 5.27 TRAIO Input

Cumbal	Parameter	Stan	Unit		
Symbol	Faranietei		Max.	Offic	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
twh(traio)	TRAIO input "H" width 120 –				
tWL(TRAIO)	TRAIO input "L" width 120 –				




Figure 5.12 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 Serial Interface

Symbol	Parameter	Condition	Standard		Unit
		Condition	Min.	Max.	Offic
tc(CK)	CLKi input cycle time		300	=	ns
tW(CKH)	CLKi input "H" width		150	=	ns
tW(CKL)	CLKi Input "L" width		150	=	ns
td(C-Q)	TXDi output delay time	When external clock selected	=	120	ns
th(C-Q)	TXDi hold time			-	ns
tsu(D-C)	RXDi input setup time			-	ns
th(C-D)	RXDi input hold time		90	-	ns
td(C-Q)	TXDi output delay time		=	30	ns
tsu(D-C)	RXDi input setup time When internal clock selected 120		=	ns	
th(C-D)	RXDi input hold time		90	=	ns

i = 0, 2




Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29 External Interrupt $\overline{\text{INTi}}$ (i = 0 to 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Symbol Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	ĪNTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tW(INL)	ĪNTi input "L" width, Kli input "L" width	380 (2)	-	ns	

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.14 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY	R8C/32G Group, R8C/32H Group Datasheet
------------------	--

Rev.	Date		Description
Nev.	Nev. Date		Summary
0.01	Sep 30, 2010		First Edition issued
0.10	Feb 08, 2011	9	Figure 1.4 P3_3 "CTS2/RTS2" → "CTS2/RTS2
		16	3.1 "The internal ROM with address 0FFFFh." deleted
		21	Table 4.4 "00E0h", "00E2h", "00E9h", "00EBh" deleted
		30 to 52	"5. Electrical Characteristics" added

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe GmbH

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwa Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.