

# Two-PLL Clock Generator with Direct Rambus™ (Lite) Support


## Features

- Two integrated phase-locked loops (PLLs)
- Ultra-accurate PLLs
- Direct Rambus™ clock support
- Two input selects
- 3.45V core; 3.45V, 2.5V, 1.8V, and 1.675V outputs
- 24-pin TSSOP package


## Benefits

- High-performance PLL tailored for multimedia applications
- Frequency tolerance within 1 PPM on all frequencies
- One pair of differential output drivers, identical specification to CY2212
- Selectable 54.0-/53.946-MHz output and 294.912-/393.216-MHz Rambus® output
- Supports output voltage requirements
- Industry-standard packaging saves on board space

## Block Diagram



## Pin Configuration



## Frequency Select Tables

| FS | 54MOUT      | Unit | PPM |
|----|-------------|------|-----|
| 0  | 54          | MHz  | 0   |
| 1  | 53.94605395 | MHz  | -1  |

| S | CLK, CLKB | Unit | PPM |
|---|-----------|------|-----|
| 0 | 294.912   | MHz  | 0   |
| 1 | 393.216   | MHz  | 0   |

| LCLK  | Unit | PPM |
|-------|------|-----|
| 9.216 | MHz  | 0   |

**Pin Definitions**

| <b>Name</b>        | <b>Pin Numbers</b> | <b>Pin Description</b>                                             |
|--------------------|--------------------|--------------------------------------------------------------------|
| V <sub>DDRP</sub>  | 1                  | Power for DRCG PLL                                                 |
| V <sub>SSRP</sub>  | 2                  | Ground for DRCG PLL                                                |
| X <sub>out</sub>   | 3                  | Crystal Output                                                     |
| X <sub>in</sub>    | 4                  | Crystal Input                                                      |
| NC                 | 5                  | Do Not Connect, Leave Floating                                     |
| V <sub>SSVPA</sub> | 6                  | Analog Ground For Video PLL                                        |
| V <sub>DDVPA</sub> | 7                  | Analog Power for Video PLL                                         |
| V <sub>SS54</sub>  | 8                  | Ground for 54MOUT                                                  |
| 54MOUT             | 9                  | 54-MHz/53.94605395-MHz Output                                      |
| FS                 | 10                 | Frequency Select Pin for 54MOUT (internal pull-down resistor)      |
| V <sub>DD54</sub>  | 11                 | Power for 54MOUT                                                   |
| V <sub>DDVP</sub>  | 12                 | Power for Video PLL                                                |
| V <sub>SSVP</sub>  | 13                 | Ground for Video PLL                                               |
| LCLK               | 14                 | LCLK Output                                                        |
| V <sub>SSL</sub>   | 15                 | Ground for LCLK                                                    |
| V <sub>DDL</sub>   | 16                 | Power for LCLK                                                     |
| NC                 | 17                 | Do Not Connect, Leave Floating                                     |
| V <sub>DDR</sub>   | 18                 | Power for DRCG CLK/CLKB                                            |
| V <sub>SSR</sub>   | 19                 | Ground for DRCG CLK/CLKB                                           |
| CLKB               | 20                 | Output Clock to Rambus (complement)                                |
| CLK                | 21                 | Output Clock to Rambus                                             |
| V <sub>SSR</sub>   | 22                 | Ground for DRCG CLK/CLKB                                           |
| V <sub>DDR</sub>   | 23                 | Power for DRCG CLK/CLKB                                            |
| S                  | 24                 | Frequency Select Pin for DRCG CLK/CLKB (internal pull-up resistor) |

### Absolute Maximum Conditions

(Above which the useful life may be impaired. For user guidelines; not tested.)

Supply Voltage ..... -0.5V to +4.0V

DC Input Voltage ..... -0.5V to + (V<sub>DD</sub> + 0.5V)

Storage Temperature ..... -65°C to +125°C

Static Discharge Voltage  
(per MIL-STD-883, Method 3015) ..... 2000V

Latch-up (per JEDEC 17) ..... ≥ ±200 mA

### Recommended Operating Conditions<sup>[1]</sup>

| Parameter                                                                     | Description                                                                                               | Min. | Typ    | Max. | Unit |
|-------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|------|--------|------|------|
| V <sub>DDRP</sub> , V <sub>DDVPA</sub> , V <sub>DDVP</sub> , V <sub>DDR</sub> | Supply Voltage for PLL's, Crystal Oscillator, and 3.45V Outputs                                           | 3.15 | 3.45   | 3.6  | V    |
| V <sub>DD54</sub> (2.5V)                                                      | Supply Voltage for 2.5V Outputs                                                                           | 2.25 | 2.5    | 2.75 | V    |
| V <sub>DD54</sub> (1.675V)                                                    | Supply Voltage for 1.675V Outputs                                                                         | 1.6  | 1.675  | 1.75 | V    |
| V <sub>DDL</sub>                                                              | Supply Voltage for 1.8V Outputs                                                                           | 1.6  | 1.8    | 2.0  | V    |
| t <sub>PU</sub>                                                               | Power-up time for all V <sub>DDS</sub> to reach minimum specified voltage (power ramps must be monotonic) | 0.05 |        | 500  | ms   |
| T <sub>A</sub>                                                                | Operating Temperature, Ambient                                                                            | 0    |        | +85  | °C   |
| C <sub>LOAD_54MOUT</sub>                                                      | Max. Load Capacitance, CMOS Output                                                                        |      |        | 15   | pF   |
| f <sub>REF</sub>                                                              | External Reference Crystal                                                                                |      | 18.432 |      | MHz  |

### Electrical Specifications

| Parameter                      | Description                                        | Conditions                                                                 | Min. | Typ.              | Max. | Unit            |
|--------------------------------|----------------------------------------------------|----------------------------------------------------------------------------|------|-------------------|------|-----------------|
| I <sub>OH</sub> <sup>[2]</sup> | Output High Current, 2.5V outputs <sup>[3]</sup>   | V <sub>OH</sub> = V <sub>DD</sub> - 0.5, V <sub>DD</sub> = 2.5V            | 8    | 16                |      | mA              |
|                                | Output High Current, 1.8V outputs <sup>[3]</sup>   | V <sub>OH</sub> = V <sub>DD</sub> - 0.5, V <sub>DD</sub> = 1.8V            | 6    | 12                |      | mA              |
|                                | Output High Current, 1.675V outputs <sup>[3]</sup> | V <sub>OH</sub> = V <sub>DD</sub> - 0.5, V <sub>DD</sub> = 1.675V          | 5    | 10                |      | mA              |
| I <sub>OL</sub> <sup>[2]</sup> | Output Low Current, 2.5V outputs <sup>[3]</sup>    | V <sub>OL</sub> = 0.5V, V <sub>DD</sub> = 2.5V                             | 8    | 16                |      | mA              |
|                                | Output Low Current, 1.8V outputs <sup>[3]</sup>    | V <sub>OL</sub> = 0.5V, V <sub>DD</sub> = 1.8V                             | 6    | 12                |      | mA              |
|                                | Output Low Current, 1.675V outputs <sup>[3]</sup>  | V <sub>OL</sub> = 0.5V, V <sub>DD</sub> = 1.675V                           | 5    | 10                |      | mA              |
| C <sub>XTAL</sub>              | Crystal Load Capacitance <sup>[3]</sup>            | Total effective load of internal load caps                                 |      | 11 <sup>[4]</sup> |      | pF              |
| C <sub>LOAD_IN</sub>           | Input Pin Capacitance <sup>[3]</sup>               | Except crystal pins                                                        |      | 7                 |      | pF              |
| V <sub>IH</sub>                | HIGH-Level Input Voltage                           | CMOS levels, % of V <sub>DDRP</sub> /V <sub>DDVPA</sub> /V <sub>DDVP</sub> | 70%  |                   |      | V <sub>DD</sub> |
| V <sub>IL</sub>                | LOW-Level Input Voltage                            | CMOS levels, % of V <sub>DDRP</sub> /V <sub>DDVPA</sub> /V <sub>DDVP</sub> |      |                   | 30%  | V <sub>DD</sub> |
| R <sub>I_FS</sub>              | FS Input Resistor                                  | Pull-down resistor on FS                                                   | 60   | 150               | 225  | kΩ              |
| R <sub>I_S</sub>               | S Input Resistor                                   | Pull-up resistor on S                                                      | 10   |                   | 100  | kΩ              |
| I <sub>DD</sub>                | Total Power Supply Current                         | Sum of all supply currents                                                 |      |                   | 125  | mA              |

### Direct Rambus Electrical Specifications<sup>[3]</sup>

| Parameter        | Description                                               | Min. | Typ. | Max. | Unit |
|------------------|-----------------------------------------------------------|------|------|------|------|
| V <sub>CM</sub>  | Differential output common-mode voltage                   | 1.35 |      | 1.75 | V    |
| V <sub>X</sub>   | Differential output crossing-point voltage <sup>[5]</sup> | 1.25 |      | 1.85 | V    |
| V <sub>COS</sub> | Output Voltage swing (p-p single-ended) <sup>[6]</sup>    | 0.4  |      | 0.7  | V    |
| V <sub>COH</sub> | Output high voltage                                       |      |      | 2.1  | V    |
| V <sub>COL</sub> | Output low voltage                                        | 1.0  |      |      | V    |
| r <sub>OUT</sub> | Output dynamic resistance (at pins) <sup>[7]</sup>        | 12   |      | 50   | Ω    |

#### Notes:

- Unless otherwise noted, Electrical and Switching Characteristics are guaranteed across these operating conditions.
- LCLK and 54MOUT outputs only.
- Guaranteed by design, not 100% tested.
- Identical Crystal Load Capacitance as CY2212ZC-2. Use the same crystal and X<sub>IN</sub> / X<sub>OUT</sub> board layout as implemented with the original crystal-driven CY2212ZC-2.
- Differential output crossing point voltages shown in Figure 1.
- V<sub>COS</sub> = V<sub>OH</sub> - V<sub>OL</sub>.
- r<sub>OUT</sub> = ΔV<sub>O</sub> / ΔI<sub>O</sub>. This is defined at the output pins, not at the measurement point of Figure 9.

**Switching Characteristics<sup>[3]</sup>**

| Parameter                         | Description                                       | Conditions                                                   | Min. | Typ. | Max. | Unit |
|-----------------------------------|---------------------------------------------------|--------------------------------------------------------------|------|------|------|------|
| F <sub>PPM</sub>                  | Frequency Error                                   | Part to Part, does not include PCB variation <sup>[8]</sup>  |      | ±5   | ±10  | PPM  |
|                                   |                                                   | Over commercial temperature range <sup>[9]</sup>             |      | ±2   | ±5   | PPM  |
| DC                                | Output Duty Cycle                                 | Duty cycle for all outputs, measured at V <sub>DD</sub> /2   | 45   | 50   | 55   | %    |
| t <sub>3_54, 2.5</sub>            | 54MOUT Rising Edge Slew Rate                      | 20% to 80% of V <sub>DD54</sub> , V <sub>DD54</sub> = 2.5V   | 0.75 | 1.2  | 4.0  | V/ns |
| t <sub>3_54, 1.675</sub>          | 54MOUT Rising Edge Slew Rate                      | 20% to 80% of V <sub>DD54</sub> , V <sub>DD54</sub> = 1.675V | 0.35 | 0.5  | 2.5  | V/ns |
| t <sub>4_54, 2.5</sub>            | 54MOUT Falling Edge Slew Rate                     | 80% to 20% of V <sub>DD54</sub> , V <sub>DD54</sub> = 2.5V   | 0.75 | 1.2  | 4.0  | V/ns |
| t <sub>4_54, 1.675</sub>          | 54MOUT Falling Edge Slew Rate                     | 80% to 20% of V <sub>DD54</sub> , V <sub>DD54</sub> = 1.675V | 0.35 | 0.5  | 2.5  | V/ns |
| t <sub>CR</sub> , t <sub>CF</sub> | CLK/CLKB Rise and Fall Times                      | 20% to 80% of output voltage                                 | 160  |      | 400  | ps   |
| t <sub>CR-CF</sub>                | CLK/CLKB Rise and Fall Difference <sup>[10]</sup> | 20% to 80% of output voltage                                 |      |      | 100  | ps   |
| t <sub>5</sub>                    | Lock Time <sup>[11]</sup>                         | PLL lock time from power-up                                  |      | 1.0  | 3.0  | ms   |

**Phase Noise Specifications**

| Parameter | Description | Conditions                  | Min. | Typ. | Max. | Unit |
|-----------|-------------|-----------------------------|------|------|------|------|
|           | Phase Noise | 54 MHz at 10-kHz offset     |      | -95  |      | dBc  |
|           | Phase Noise | 53.946 MHz at 10-kHz offset |      | -92  |      | dBc  |

**Jitter Specifications<sup>[3]</sup>**

| Parameter                | Description                               | Conditions                                                | Typ. | Max. | Unit |
|--------------------------|-------------------------------------------|-----------------------------------------------------------|------|------|------|
| t <sub>6_LCLK</sub>      | LCLK Jitter <sup>[12]</sup>               | Cycle-Cycle Jitter – 9.216 MHz                            |      | 250  | ps   |
| t <sub>6_54, 2.5</sub>   | 54MOUT Jitter <sup>[12]</sup>             | Cycle-Cycle Jitter – 54 MHz, V <sub>DD</sub> = 2.5V       |      | 150  | ps   |
|                          |                                           | Cycle-Cycle Jitter – 53.946 MHz, V <sub>DD</sub> = 2.5V   |      | 150  | ps   |
| t <sub>6_54, 1.675</sub> |                                           | Cycle-Cycle Jitter – 54 MHz, V <sub>DD</sub> = 1.675V     |      | 250  | ps   |
|                          |                                           | Cycle-Cycle Jitter – 53.946 MHz, V <sub>DD</sub> = 1.675V |      | 250  | ps   |
| t <sub>7_LCLK</sub>      | LCLK 1000 Cycle Jitter <sup>[13]</sup>    | 1000 Cycle Jitter – 9.216 MHz                             |      | 250  | ps   |
| t <sub>7_54</sub>        | 54MOUT 1000 Cycle Jitter <sup>[13]</sup>  | 1000 Cycle Jitter – 54 MHz,                               |      | 400  | ps   |
|                          |                                           | 1000 Cycle Jitter – 53.946 MHz,                           |      | 400  | ps   |
| t <sub>8</sub>           | CLK/CLKB 1–6 Cycle Jitter <sup>[14]</sup> | Cycle-Cycle Jitter, 1–6 Cycles, 400 MHz                   |      | 50   | ps   |
|                          |                                           | Cycle-Cycle Jitter, 1–6 Cycles, 300 MHz                   |      | 70   | ps   |
| t <sub>9</sub>           | CLK/CLKB Long-term Jitter <sup>[15]</sup> | Long-term Jitter, 400 MHz                                 |      | 300  | ps   |
|                          |                                           | Long-term Jitter, 300 MHz                                 |      | 400  | ps   |
| t <sub>10</sub>          | CLK/CLKB Duty Cycle Error <sup>[16]</sup> | Cycle-Cycle Duty Cycle Error, 400 MHz                     |      | 50   | ps   |
|                          |                                           | Cycle-Cycle Duty Cycle Error, 300 MHz                     |      | 70   | ps   |

**Notes:**

8. Tested across three lots on same board, PCB boards can vary more than ± 5 PPM.
9. Crystal should not be heated for this test, only IC.
10. Measured on same pin of a single device.
11. Lock Time shown in *Figure 2*.
12. LCLK and 54MOUT Cycle-Cycle Jitter shown in *Figure 3*.
13. LCLK and 54MOUT 1000 Cycle Jitter shown in *Figure 4*.
14. CLK/CLKB 1-6 Cycle Jitter specification is absolute value of worst case deviation, and is shown in *Figure 5* and *Figure 6*.
15. CLK/CLKB Long Term Jitter shown in *Figure 7*.
16. CLK/CLKB Duty Cycle Error shown in *Figure 8*.




Figure 1. Direct Rambus Crossing Point Voltage




Figure 2. PLL Lock Time




Figure 3. 54MOUT, LCLK Cycle-to-Cycle Jitter






Figure 4. 54MOUT, LCLK 1000 Cycle Jitter




$$t_8 = t_{\text{CYLCE},i} - t_{\text{CYCLE},i+1} \text{ over 10000 consecutive cycles}$$

Figure 5. CLK, CLKB Cycle-to-Cycle Jitter




$$t_8 = t_{4\text{CYCLE},i} - t_{4\text{CYCLE},i+1} \text{ over 10000 consecutive cycles}$$

Figure 6. CLK, CLKB 4-Cycle-to-Cycle Jitter




$$t_9 = t_{\text{CYCLE},\text{max}} - t_{\text{CYCLE},\text{min}} \text{ over 10000 cycles}$$

Figure 7. CLK, CLKB Long-term Jitter




$$t_{10} = t_{\text{PW}+,i} - t_{\text{PW}+,i+1}$$

Figure 8. CLK, CLKB Duty Cycle Error



**Figure 9. Direct Rambus Test Circuit**



**Figure 10. LCLK, 54MOUT Output Test Circuits**

**Table 1. Direct Rambus Test Circuit Component Values**

| Parameter | Description                                | Value | Tolerance | Unit |
|-----------|--------------------------------------------|-------|-----------|------|
| $R_S$     | Series Resistor                            | 68    | ±5%       | Ω    |
| $R_P$     | Parallel Resistor                          | 39    | ±5%       | Ω    |
| $C_F$     | Edge-Rate Filter Capacitor <sup>[17]</sup> | 15    | ±10%      | pF   |
| $C_{MID}$ | AC Ground Capacitor                        | 0.01  | ±20%      | μF   |

## Ordering Information


| Ordering Code    | Package Name | Package Type                  | Operating Range                                                  | Operating Voltages |
|------------------|--------------|-------------------------------|------------------------------------------------------------------|--------------------|
| CY22313ZC        | Z24          | 24-lead TSSOP                 | Commercial ( $T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ) | 3.45V              |
| CY22313ZCT       | Z24          | 24-lead TSSOP – Tape and Reel | Commercial ( $T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ) | 3.45V              |
| <b>Lead Free</b> |              |                               |                                                                  |                    |
| CY22313ZX        | Z24          | 24-lead TSSOP                 | Commercial ( $T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ) | 3.45               |
| CY22313ZXCT      | Z24          | 24-lead TSSOP – Tape and Reel | Commercial ( $T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ) | 3.45               |

### Notes:

17.  $C_F$  is OPTIONAL filter capacitor for adjusting edge rates and EMI. No filter capacitors are used for characterization and test data.

## Package Drawing and Dimensions

### 24-Lead Thin Shrunk Small Outline Package (4.40-mm Body) Z24



51-85119-\*A

Rambus is a registered trademark, and Direct Rambus is a trademark, of Rambus Inc. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

| Document Title: CY22313 Two-PLL Clock Generator with Direct Rambus™ (Lite) Support<br>Document Number: 38-07434 |         |            |                 |                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------------------------------------------------------------------------------------------------------------|---------|------------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| REV.                                                                                                            | ECN NO. | Issue Date | Orig. of Change | Description of Change                                                                                                                                                                                                                                                                                                                                                                     |
| **                                                                                                              | 117092  | 07/02/02   | CKN             | New Data Sheet                                                                                                                                                                                                                                                                                                                                                                            |
| *A                                                                                                              | 121365  | 11/15/02   | CKN             | Reordered Pin Description table<br>Changed all 3.3V references to 3.45V<br>Changed RI_FS min. spec to 60 KOhms<br>Changed note 4<br>Inserted max. spec for Edge Rates<br>Reduced min. spec for Edge Rates on 1.8V and 1.675V outputs<br>Inserted phase noise specifications<br>Created separate specs for Jitter, depending on output voltage<br>Correctly specified CF in <i>Table 1</i> |
| *B                                                                                                              | 121773  | 02/17/03   | CKN             | Added t <sub>PJ</sub> row to the Recommended Operating Conditions table                                                                                                                                                                                                                                                                                                                   |
| *C                                                                                                              | 125454  | 05/19/03   | CKN             | Updated Switching Characteristics table<br>Added CY22313LF ordering information and corresponding note                                                                                                                                                                                                                                                                                    |
| *D                                                                                                              | 127393  | 06/12/03   | RGL             | Removed "PRELIMINARY"<br>Rephrased Note 18 to provide clarity on marking                                                                                                                                                                                                                                                                                                                  |
| *E                                                                                                              | 239051  | See ECN    | RGL             | Corrected the Lead Free Coding in the Ordering Information table                                                                                                                                                                                                                                                                                                                          |