

KK74LV86


Quad 2-Input Exclusive OR Gate

The 74LV86 is a low-voltage Si-gate CMOS device and is pin and


function compatible with the 74HC/HCT86.

The 74LV86 provides the 2-input EXCLUSIVE-OR function.

- Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICs
- Supply voltage range: 1.2 to 5.5 V
- Low input current: 1.0 μA ; 0.1 μA at $T = 25^\circ\text{C}$
- Output current: 6 mA at $V_{CC} = 3.0\text{ V}$; 12 mA at $V_{CC} = 4.5\text{ V}$
- High Noise Immunity Characteristic of CMOS Devices



LOGIC DIAGRAM




$$Y = A \oplus B$$

$$= \bar{A}B + A\bar{B}$$

PIN 16 = V_{CC}
PIN 08 = GND

PIN ASSIGNMENT



FUNCTION TABLE

Inputs		Outputs
An	Bn	Yn
L	H	H
L	L	L
H	L	H
H	H	L

H= high level

L = low level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	-0.5 to +5.0	V
I_{IK}^{*1}	Input diode current	± 20	mA
I_{OK}^{*2}	Output diode current	± 50	mA
I_O^{*3}	Output source or sink current	± 25	mA
I_{CC}	V_{CC} current	± 50	mA
I_{GND}	GND current	± 50	mA
P_D	Power dissipation per package: *4 Plastic DIP SO	750 500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

$^{*1} V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$.

$^{*2} V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$.

$^{*3} -0.5 \text{ V} < V_O < V_{CC} + 0.5 \text{ V}$.

*4 Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C
SO Package: - 8 mW/°C from 70° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	1.2	5.5	V
V _I	DC Input Voltage	0	V _{CC}	V
V _O	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)			
	1.0 B ≤ V _{CC} < 2.0 B	0	500	ns/V
	2.0 B ≤ V _{CC} < 2.7 B	0	200	
	2.7 B ≤ V _{CC} < 3.6 B	0	100	
	3.6 B ≤ V _{CC} ≤ 5.5 B	0	50	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)


Symbol	Parameter	Test conditions	V _{CC} V	Guaranteed Limit						Unit
				-40°C to 25°C		85°C		125°C		
				min	max	min	max	min	max	
V _{IH}	HIGH level input voltage		1.2	0.9	-	0.9	-	0.9	-	V
			2.0	1.4	-	1.4	-	1.4	-	
			2.7	2.0	-	2.0	-	2.0	-	
			3.0	2.0	-	2.0	-	2.0	-	
			3.6	2.0	-	2.0	-	2.0	-	
			4.5	3.15	-	3.15	-	3.15	-	
			5.5	3.85	-	3.85	-	3.85	-	
V _{IL}	LOW level input voltage		1.2	-	0.3	-	0.3	-	0.3	V
			2.0	-	0.6	-	0.6	-	0.6	
			2.7	-	0.8	-	0.8	-	0.8	
			3.0	-	0.8	-	0.8	-	0.8	
			3.6	-	0.8	-	0.8	-	0.8	
			4.5	-	1.35	-	1.35	-	1.35	
			5.5	-	1.65	-	1.65	-	1.65	
V _{OH}	HIGH level output voltage	V _I = V _{IH} or V _{IL} I _O = -100 μA	1.2	1.05	-	1.0	-	1.0	-	V
			2.0	1.85	-	1.8	-	1.8	-	
			2.7	2.55	-	2.5	-	2.5	-	
			3.0	2.85	-	2.8	-	2.8	-	
			3.6	3.45	-	3.4	-	3.4	-	
			4.5	4.35	-	4.3	-	4.3	-	
			5.5	5.35	-	5.3	-	5.3	-	
		V _I = V _{IH} or V _{IL} I _O = -6 mA	3.0	2.48	-	2.34	-	2.20	-	V
		V _I = V _{IH} or V _{IL} I _O = -12 mA	4.5	3.70	-	3.60	-	3.50	-	V
V _{OL}	LOW level output voltage	V _I = V _{IH} or V _{IL} I _O = 100 μA	1.2	-	0.15	-	0.2	-	0.2	V
			2.0	-	0.15	-	0.2	-	0.2	
			2.7	-	0.15	-	0.2	-	0.2	
			3.0	-	0.15	-	0.2	-	0.2	
			3.6	-	0.15	-	0.2	-	0.2	
			4.5	-	0.15	-	0.2	-	0.2	
			5.5	-	0.15	-	0.2	-	0.2	
		V _I = V _{IH} or V _{IL} I _O = 6 mA	3.0	-	0.33	-	0.40	-	0.50	V
		V _I = V _{IH} or V _{IL} I _O = 12 mA	4.5	-	0.40	-	0.55	-	0.65	V
I _I	Input current	V _I = V _{CC} or 0 V	5.5	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	Supply current	V _I = V _{CC} or 0 V I _O = 0 μA	5.5	-	4.0	-	20	-	40	μA
I _{CC1}	Additional quiescent supply current per input	V _I = V _{CC} – 0.6 V	2.7 3.6	-	0.2 0.2	-	0.5 0.5	-	0.85 0.85	mA

AC ELECTRICAL CHARACTERISTICS ($C_L=50$ pF, $R_L = 1$ k Ω , $t_r=t_f=2.5$ ns)

Symbol	Parameter	Test conditions	V _{CC} V	Guaranteed Limit						Unit
				-40°C to 25°C		85°C		125°C		
				min	max	min	max	min	max	
t _{PHL} , t _{PLH}	Propagation delay , An ,Bn, to Yn	V _I = 0 V or V _{CC} Figure 1, 2	1.2	-	140	-	150	-	180	ns
			2.0	-	24	-	32	-	41	
			2.7	-	19	-	24	-	30	
			3.0	-	15	-	19	-	24	
			4.5	-	13	-	16	-	20	
C _I	Input capacitance	T _A = 25°C	5.0	-	7.0	-	-	-	-	pF
C _{PD}	Power dissipation capacitance (per gate)	V _I = 0 V or V _{CC} T _A = 25°C	5.5	-	60	-	-	-	-	pF


Figure 1. Switching Waveforms
Note:




- (1) V_M = 1.5 V at V_{CC} = 2.7 V
V_M = 0.5 · V_{CC} at V_{CC} = 1.2 V, 2.0 V, 3.0 V, 4.5 V
- (2) V_I = V_{CC} at V_{CC} = 1.2 V, 2.0 V, 2.7 V, 4.5 V
V_I = 2.7 V at V_{CC} = 3.0 V



* Includes all probe and jig capacitance

Figure 4. Test Circuit

N SUFFIX PLASTIC DIP (MS - 001AA)






$\oplus 0.25 (0.010) \text{ (M) T}$

NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

	Dimension, mm	
Symbol	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

D SUFFIX SOIC (MS - 012AB)



$\oplus 0.25 (0.010) \text{ (M) T C (M)}$

NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side
for A; for B - 0.25 mm (0.010) per side.

	Dimension, mm	
Symbol	MIN	MAX
A	8.55	8.75
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	5.27	
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5