# CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM 

## Features

- True dual-ported memory cells which enable simultaneous access of the same memory location
■4, 8 or $16 \mathrm{~K} \times 16$ organization
- (CY7C024AV/024BV $\left.{ }^{[1] /} / 025 A V / 026 A V\right)$

■ 4 or $8 \mathrm{~K} \times 18$ organization (CY7C0241AV/0251AV)
■ 16K $\times 18$ organization (CY7C036AV)
■ 0.35 micron CMOS for optimum speed and power
■ High speed access: 20 and 25 ns

- Low operating power $\square$ Active: $\mathrm{I}_{\mathrm{CC}}=115 \mathrm{~mA}$ (typical)
a Standby: $\mathrm{I}_{\mathrm{SB} 3}=10 \mu \mathrm{~A}$ (typical)
- Fully asynchronous operation
- Automatic power down

■ Expandable data bus to 32 bits, 36 bits or more using Master and Slave chip select when using more than one device
■ On chip arbitration logic
■ Semaphores included to permit software handshaking between ports
■ $\overline{\mathrm{INT}}$ flag for port-to-port communication

- Separate upper byte and lower byte control
- Pin select for Master or Slave (M/S)

■ Commercial and industrial temperature ranges
■ Available in 100-pin Pb-free TQFP and 100-pin TQFP

## Logic Block Diagram



## Notes

1. CY7C024AV and CY7C024BV are functionally identical.
2. $\mathrm{IO}_{8}-\mathrm{IO}_{15}$ for x 16 devices; $\mathrm{IO}_{9}-\mathrm{IO} 17$ for x 18 devices.
3. $\mathrm{IO}_{0}-\mathrm{IO}_{7}$ for x 16 devices; $\mathrm{IO}_{0}-1 \mathrm{O}_{8}$ for x 18 devices.
4. $A_{0}-A_{11}$ for 4 K devices; $A_{0}-A_{12}$ for 8 K devices; $A_{0}-A_{13}$ for 16 K devices.
5. $\overline{B U S Y}$ is an output in master mode and an input in slave mode.

## Pin Configurations

Figure 1. 100-Pin TQFP (Top View)


## Notes

6. $\mathrm{A}_{12 \mathrm{~L}}$ on the CY7C025AV.
7. $A_{12 R}$ on the CY7C025AV.

Figure 2. 100-Pin TQFP (Top View)



[^0]Figure 3. 100-Pin TQFP (Top View)


## Selection Guide

| Parameter | CY7C024AV/024BV/025AV/026AV <br> CY7C0241AV/0251AV/036AV <br> $\mathbf{- 2 0}$ | CY7C024AV/024BV/025AV/026AV <br> CY7C0241AV/0251AV/036AV <br> -25 | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 20 | 25 | ns |
| Typical Operating Current | 120 | 115 | mA |
| Typical Standby Current for ISB1 <br> (Both ports TTL Level) | 35 | 30 | mA |
| Typical Standby Current for I <br> (BB3 | 10 | 10 | $\mu \mathrm{~m}$ |

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\overline{C E}_{L}$ | $\overline{C E}_{R}$ | Chip Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | Read and Write Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{13 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{13 \mathrm{R}}$ | Address ( $\mathrm{A}_{0}-\mathrm{A}_{11}$ for 4K devices; $\mathrm{A}_{0}-\mathrm{A}_{12}$ for 8 K devices; $\mathrm{A}_{0}-\mathrm{A}_{13}$ for 16 K ) |
| $\mathrm{IO}_{0 \mathrm{~L}}-\mathrm{IO}_{17 \mathrm{~L}}$ | $1 \mathrm{O}_{0 \mathrm{R}}-\mathrm{IO} 17 \mathrm{R}$ | Data Bus Input and Output |
| $\overline{\text { SEM }}_{\text {L }}$ | $\overline{S E M}_{R}$ | Semaphore Enable |
| $\overline{U B}_{L}$ | $\overline{\mathrm{UB}}_{\mathrm{R}}$ | Upper Byte Select ( $\mathrm{IO}_{8}-\mathrm{IO}_{15}$ for x 16 devices; $\mathrm{IO}_{9}-\mathrm{IO}_{17}$ for x 18 devices) |
| $\overline{\mathrm{LB}}_{\mathrm{L}}$ | $\overline{\mathrm{LB}}_{\mathrm{R}}$ | Lower Byte Select ( $\mathrm{IO}_{0}-\mathrm{IO}_{7}$ for x 16 devices; $\mathrm{IO}_{0}-\mathrm{IO}_{8}$ for x18 devices) |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ | Interrupt Flag |
| $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\mathrm{BUSY}}_{\mathrm{R}}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |
| NC |  | No Connect |

## Architecture

## The CY7C024AV/024BV/025AV/026AV and

 CY7C0241AV/0251AV/036AV consist of an array of $4 \mathrm{~K}, 8 \mathrm{~K}$, and 16K words of 16 and 18 bits each of dual-port RAM cells, IO and address lines, and control signals ( $\overline{\mathrm{CE}}, \overline{\mathrm{OE}, ~ R W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes and reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be used for port to port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the $M / \bar{S}$ pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). They also have an automatic power down feature controlled by CE. Each port has its own output enable control ( $\overline{\mathrm{OE}})$, which enables data to be read from the device.
## Functional Description

## The CY7C024AV/024BV/025AV/026AV and

CY7C0241AV/0251AV/036AV are low power CMOS 4K, 8K, and $16 \mathrm{~K} \times 16 / 18$ dual port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. There are two ports permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16 or18-bit dual port static RAMs or multiple devices can be combined to function as a 32 or 36 -bit or wider master and slave dual port static RAM. An M/S pin is provided for implementing 32 or 36 -bit or wider memory applications. It does not need separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual port video and graphics memory.
Each port has independent control pins: Chip Enable ( $\overline{\mathrm{CE}})$, Read or Write Enable (R/W), and Output Enable ( $\overline{\mathrm{OE}}$ ). Two flags are provided on each port ( $\overline{\mathrm{BUSY}}$ and $\overline{\mathrm{INT}}$ ). $\overline{\mathrm{BUSY}}$ signals that the port is trying to access the same location currently being
accessed by the other port. The Interrupt flag ( $\overline{\mathrm{INT} \text { ) permits }}$ communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic has eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Select ( $\overline{\mathrm{CE}})$ pin.
The CY7C024AV/024BV/025AV/026AV and CY7C0241AV0251AV/036AV are available in 100-pin Pb-free Thin Quad Flat Pack (TQFP) and 100-pin TQFP.

## Write Operation

Data must be set up for a duration of $t_{S D}$ before the rising edge of $R \bar{W}$ to guarantee a valid write. A write operation is controlled by either the $R \bar{W}$ pin (see Figure 8 on page 12) or the $\overline{C E}$ pin (see Figure 9 on page 12). Required inputs for non-contention operations are summarized in Table 1 on page 7.
If a location is being written to by one port and the opposite port tries to read that location, there must be a port to port flowthrough delay before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port $t_{D D D}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ pins. Data is available $\mathrm{t}_{\mathrm{ACE}}$ after $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\mathrm{DOE}}$ after $\overline{\mathrm{OE}}$ is asserted. If the user wants to access a semaphore flag, then the $\overline{\mathrm{SEM}}$ pin and $\overline{\mathrm{OE}}$ must be asserted.

## Interrupts

The upper two memory locations are for message passing. The highest memory location (FFF for the CY7C024AV/024BV/41AV/1FFF for the CY7C025AV/51AV,

3FFF for the CY7C026AV/36AV) is the mailbox for the right port and the second highest memory location (FFE for the CY7C024AV/024BV/41AV/1FFE for the CY7C025AV/51AV, 3FFE for the CY7C026AV/36AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.
If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.
The operation of the interrupts and their interaction with Busy are summarized in Table 2 on page 7.

## Busy

The CY7C024AV/024BV/025AV/026AV and CY7C0241AV/0251AV/036AV provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within $t_{P S}$ of each other, the busy logic determines which port has access. If $t_{P S}$ is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. $\overline{B U S Y}$ is asserted $t_{B L A}$ after an address match or $t_{B L C}$ after CE is taken LOW.

## Master/Slave

A $M / \bar{S}$ pin helps to expand the word width by configuring the device as a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the $\overline{B U S Y}$ input has settled ( $t_{B L C}$ or $t_{B L A}$ ). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH , the M/ $\bar{S}$ pin enables the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7C024AV/024BV/025AV/026AV and CY7C0241AV/0251AV/036AV provide eight semaphore latches, which are separate from the dual port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ must be deasserted for $t_{\text {sop }}$ before attempting to read the semaphore. The semaphore value is available $t_{\text {SWRD }}+t_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource. Otherwise (reads a one), it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A $A_{0-2}$ represents the semaphore address. $\overline{O E}$ and RW are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.
When writing to the semaphore, only $\mathrm{IO}_{0}$ is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 on page 7 shows sample semaphore operations.
When reading a semaphore, all 16 and 18 data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $\mathrm{t}_{\text {SPS }}$ of each other, the semaphore is definitely obtained by one of them. But there is no guarantee which side controls the semaphore.

Table 1. Non-Contending Read/Write

| Inputs |  |  |  |  |  | Outputs |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | R/W | $\overline{\mathrm{OE}}$ | UB | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | $1 \mathrm{O}_{9}-\mathrm{IO}_{17}$ | $1 \mathrm{O}_{0}-\mathrm{IO}_{8}$ |  |
| H | X | X | X | X | H | High Z | High Z | Deselected: Power Down |
| X | X | X | H | H | H | High Z | High Z | Deselected: Power Down |
| L | L | X | L | H | H | Data In | High Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High Z | Data In | Write to Lower Byte Only |
| L | L | X | L | L | H | Data In | Data In | Write to Both Bytes |
| L | H | L | L | H | H | Data Out | High Z | Read Upper Byte Only |
| L | H | L | H | L | H | High Z | Data Out | Read Lower Byte Only |
| L | H | L | L | L | H | Data Out | Data Out | Read Both Bytes |
| X | X | H | X | X | X | High Z | High Z | Outputs Disabled |
| H | H | L | X | X | L | Data Out | Data Out | Read Data in Semaphore Flag |
| X | H | L | H | H | L | Data Out | Data Out | Read Data in Semaphore Flag |
| H | $\cdots$ | X | X | X | L | Data In | Data In | Write $\mathrm{D}_{\text {IN0 }}$ into Semaphore Flag |
| X | $\checkmark$ | X | H | H | L | Data In | Data In | Write $\mathrm{D}_{\text {IN0 }}$ into Semaphore Flag |
| L | X | X | L | X | L |  |  | Not Allowed |
| L | X | X | X | L | L |  |  | Not Allowed |

Table 2. Interrupt Operation Example (assumes $\left.\overline{\mathrm{BUSY}}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathrm{HIGH}\right)^{[10]}$

|  | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\overline{C E}_{L}$ | $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\mathrm{A}_{0 L-13 L}$ | $\overline{\mathbf{I N T}}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{C E}_{R}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | $\mathrm{A}_{0 \mathrm{R}-13 \mathrm{R}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ |
| Set Right $\overline{\mathrm{INT}}_{\mathrm{R}}$ Flag | L | L | X | FFF ${ }^{[13]}$ | X | X | X | X | X | $\mathrm{L}^{[12]}$ |
| Reset Right $\overline{\mathrm{INT}}_{\mathrm{R}}$ Flag | X | X | X | X | X | X | L | L | FFF (or 1/3FFF) | $H^{[11]}$ |
| Set Left $\overline{\mathrm{NT}}_{\mathrm{L}}$ Flag | X | X | X | X | $\mathrm{L}^{[11]}$ | L | L | X | 1FFE (or 1/3FFE) | X |
| Reset Left $\overline{\mathrm{NT}}_{\mathrm{L}}$ Flag | X | L | L | $1 \mathrm{FFE}{ }^{[13]}$ | $H^{[12]}$ | X | X | X | X | X |

## Table 3. Semaphore Operation Example

| Function | $\mathbf{I O}_{\mathbf{0}}-\mathbf{- I \mathbf { O } _ { \mathbf { 1 7 } }} \mathbf{L e f t}$ | $\mathbf{I O}_{\mathbf{0}}-\mathbf{I \mathbf { I O } _ { \mathbf { 1 7 } }} \mathbf{\text { Right }}$ |  |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphore-free |
| Left port writes 0 to semaphore | 0 | 1 | Left Port has semaphore token |
| Right port writes 0 to semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left port writes 1 to semaphore | 1 | 0 | Right port obtains semaphore token |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore-free |
| Right port writes 0 to semaphore | 1 | 0 | Right port has semaphore token |
| Right port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore-free |

[^1]
## Maximum Ratings

Exceeding maximum ratings ${ }^{[14]}$ may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential............... -0.5 V to +4.6 V
DC Voltage Applied to
Outputs in High-Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[15]} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.5 V ~ t o ~$
CC
O +0.5 V
Output Current into Outputs (LOW) ............................. 20 mA
Static Discharge Voltage........................................... $>2001 \mathrm{~V}$
Latch-up Current........................................... $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| Industrial ${ }^{[16]}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description |  | $\begin{aligned} & \text { CY7C024AV/024BV/025AV/026AV } \\ & \text { CY7C0241AV/0251AV/036AV } \end{aligned}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -20 |  |  | -25 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ ) |  | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  | 0.4 |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | $-0.3^{[17]}$ |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current |  | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| IIX | Input Leakage Current |  | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Operating Current ( $\mathrm{V}_{\mathrm{CC}}=$ Max., IOUT $=0 \mathrm{~mA}$ ) Outputs Disabled | Com'l. |  | 120 | 175 |  | 115 | 165 | mA |
|  |  | Ind. ${ }^{[16]}$ |  |  |  |  | 135 | 185 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports TTL Level) $\overline{C E}_{L} \& \overline{C E}_{R} \geq V_{I H}, f=f_{M A X}$ | Com'l. |  | 35 | 45 |  | 30 | 40 | mA |
|  |  | Ind. ${ }^{[16]}$ |  |  |  |  | 40 | 50 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port TTL Level)$\mathrm{CE}_{L} \mid \mathrm{CE}_{R} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Com'l. |  | 75 | 110 |  | 65 | 95 | mA |
|  |  | Ind. ${ }^{[16]}$ |  |  |  |  | 75 | 105 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current (Both Ports CMOS Level) $\overline{\mathrm{CE}}_{\mathrm{L}} \& \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0$ | Com'l. |  | 10 | 500 |  | 10 | 500 | $\mu \mathrm{A}$ |
|  |  | Ind. ${ }^{[16]}$ |  |  |  |  | 10 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB4 }}$ | Standby Current (One Port CMOS Level)$\mathrm{CE}_{\mathrm{L}} \mid \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[18]}$ | Com'l. |  | 70 | 95 |  | 60 | 80 | mA |
|  |  | Ind. ${ }^{[16]}$ |  |  |  |  | 70 | 90 | mA |

## Capacitance

| Parameter ${ }^{[19]}$ | Tescription | Tonditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 10 | pF |

[^2]Figure 4. AC Test Loads and Waveforms

(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

ALL INPUTPULSES


(c) Three-State Delay (Load 2) (Used for $t_{L Z}, t_{H Z}, t_{H Z W E}$, and $t_{\text {LZWE }}$ including scope and jig)

## Switching Characteristics

Over the Operating Range ${ }^{\text {[20] }}$

| Parameter | Description | CY7C024AV/024BV/025AV/026AVCY7C0241AV/0251AV/036AV |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  |  |
|  |  | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold From Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[21]}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 20 |  | 25 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 12 |  | 13 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[22,23,24]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[22,23,24]}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[22,23,24]}$ | $\overline{\mathrm{CE}}$ LOW to Low Z | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[22,23,24]}$ | $\overline{\mathrm{CE}}$ HIGH to High Z |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{Pu}}{ }^{[24]}$ | $\overline{\mathrm{CE}}$ LOW to Power Up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}{ }^{[24]}$ | $\overline{\mathrm{CE}}$ HIGH to Power Down |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ABE}}{ }^{\text {[21] }}$ | Byte Enable Access Time |  | 20 |  | 25 | ns |
| Write Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[21]}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to Write End | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold From Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}{ }^{[21]}$ | Address Setup to Write Start | 0 |  | 0 |  | ns |

## Notes

20. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{O}} / \mathrm{l}_{\mathrm{OH}}$ and 30 pF load capacitance
21. To access RAM, $\overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire tsCE time.
22. At any given temperature and voltage condition for any given device, $t_{H Z C E}$ is less than $t_{\text {LZCE }}$ and $t_{H Z O E}$ is less than $t_{L Z O E}$.
23. Test conditions used are Load 3.
24. This parameter is guaranteed but not tested. For information on port to port delay through RAM cells from writing port to reading port, refer to Figure 12.

## Switching Characteristics

## Over the Operating Range (continued) ${ }^{[20]}$

| Parameter | Description | CY7C024AV/024BV/025AV/026AVCY7C0241AV/0251AV/036AV |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  |  |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PWE }}$ | Write Pulse Width | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Setup to Write End | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold From Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[23,24]}$ | R/W LOW to High Z |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[23,24]}$ | R/W HIGH to Low Z | 3 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[25]}$ | Write Pulse to Data Delay |  | 45 |  | 50 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[25]}$ | Write Data Valid to Read Data Valid |  | 30 |  | 35 | ns |
| Busy Timing ${ }^{[26]}$ |  |  |  |  |  |  |
| t ${ }_{\text {BLA }}$ | BUSY LOW from Address Match |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHA }}$ | BUSY HIGH from Address Mismatch |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BLC }}$ | BUSY LOW from $\overline{C E}$ LOW |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH |  | 17 |  | 17 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Setup for Priority | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WB }}$ | R/W HIGH after BUSY (Slave) | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | R/W HIGH after BUSY HIGH (Slave) | 15 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{BDD}}{ }^{[27]}$ | BUSY HIGH to Data Valid |  | 20 |  | 25 | ns |
| Interrupt Timing ${ }^{[26]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INS }}$ | INT Set Time |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {INR }}$ | INT Reset Time |  | 20 |  | 20 | ns |

## Semaphore Timing

| $\mathrm{t}_{\text {SOP }}$ | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 |  | 12 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ SWRD | SEM Flag Write to Read Time | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM Flag Contention Window | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM Address Access Time |  | 20 |  | 25 | ns |

## Data Retention Mode

## The CY7C024AV/024BV/025AV/026AV and

 CY7C0241AV/0251AV/036AV are designed for battery backup. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:1. Chip Enable ( $\overline{\mathrm{CE}})$ must be held HIGH during data retention, within $V_{C C}$ to $V_{C C}-0.2 \mathrm{~V}$.
2. $\overline{\mathrm{CE}}$ must be kept between $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ and 70 percent of $\mathrm{V}_{\mathrm{CC}}$ during the power up and power down transitions.
3. The RAM can begin operation $>\mathrm{t}_{\mathrm{RC}}$ after $\mathrm{V}_{\mathrm{CC}}$ reaches the minimum operating voltage (3.0V).

## Timing



| Parameter | Test Conditions $^{[28]}$ | Max | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{ICC}_{\mathrm{DR} 1}$ | at $\mathrm{VCC}_{\mathrm{DR}}=2 \mathrm{~V}$ | 50 | $\mu \mathrm{~A}$ |

## Notes

25. For information on port to port delay through RAM cells from writing port to reading port, refer to Figure 12.
26. Test conditions used are Load 2.
27. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}-t_{P W E}$ (actual) or $t_{D D D}-t_{S D}$ (actual).
28. $C E=V_{C C}, V_{\text {in }}=G N D$ to $V_{C C}, T_{A}=25^{\circ} \mathrm{C}$. This parameter is guaranteed but not tested.

## Switching Waveforms

Figure 5. Read Cycle No. 1 (Either Port Address Access) ${ }^{[29,30,31]}$


Figure 6. Read Cycle No. 2 (Either Port $\overline{\mathrm{CE}} / \overline{\mathrm{OE}}$ Access) ${ }^{[29,32,33]}$


Figure 7. Read Cycle No. 3 (Either Port) ${ }^{[29, ~ 31, ~ 32, ~ 33] ~}$


[^3]
## Switching Waveforms (continued)

Figure 8. Write Cycle No. 1: R/W Controlled Timing ${ }^{[34,35,36,37]}$


Figure 9. Write Cycle No. 2: $\overline{\operatorname{CE}}$ Controlled Timing ${ }^{[34,35,36,42]}$


[^4]Switching Waveforms (continued)
Figure 10. Semaphore Read After Write Timing, Either Side ${ }^{[43]}$


Figure 11. Timing Diagram of Semaphore Contention ${ }^{[44, ~ 45, ~ 46] ~}$


[^5]
## Switching Waveforms (continued)

Figure 12. Timing Diagram of Read with $\overline{\operatorname{BUSY}}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{HIGH})^{[47]}$


Figure 13. Write Timing with Busy Input (M/S $=$ LOW)


Switching Waveforms (continued)
Figure 14. Busy Timing Diagram No. 1 ( $\overline{\mathrm{CE}}$ Arbitration) ${ }^{[48]}$

$\mathrm{CE}_{\mathrm{R}}$ Valid First:


Figure 15. Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[48]}$
Left Address Valid First:


## Right Address Valid First:



Note
48. If $t_{P S}$ is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side $\overline{B U S Y}$ is asserted.

Switching Waveforms (continued)
Figure 16. Interrupt Timing Diagram


Right Side Sets $\overline{\operatorname{INT}}_{\mathrm{L}}$


## Notes

49. $\mathrm{t}_{\mathrm{HA}}$ depends on which enable pin $\left(\overline{\mathrm{CE}}_{\mathrm{L}}\right.$ or $\left.\mathrm{R} / \bar{W}_{\mathrm{L}}\right)$ is deasserted first.
50. $\mathrm{t}_{\text {INS }}$ or $\mathrm{t}_{\text {INR }}$ depends on which enable pin $\left(\overline{\mathrm{CE}}_{\mathrm{L}}\right.$ or $\left.\mathrm{R} / \bar{W}_{\mathrm{L}}\right)$ is asserted last.

## Ordering Information

## 4K x16 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C024BV-15AXI | $51-85048$ | $100-$ Pin Pb-Free Thin Quad Flat Pack | Industrial |
| 20 | CY7C024AV-20AXC | $51-85048$ | $100-$ Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C024AV-20AXI | $51-85048$ | $100-$ Pin Pb-Free Thin Quad Flat Pack | Industrial |
| 25 | CY7C024AV-25AXC | $51-85048$ | $100-$ Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C024AV-25AXI | $51-85048$ | $100-$ Pin Pb-Free Thin Quad Flat Pack | Industrial |

8K x16 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 20 | CY7C025AV-20AXC | $51-85048$ | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| 25 | CY7C025AV-25AXC | $51-85048$ | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C025AV-25AXI | $51-85048$ | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |

## 16K x16 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 20 | CY7C026AV-20AXC | $51-85048$ | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| 25 | CY7C026AV-25AC | $51-85048$ | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C026AV-25AXC | $51-85048$ | 100-Pin Pb-Free Thin Quad Flat Pack |  |
|  | CY7C026AV-25AI | $51-85048$ | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C026AV-25AXI | $51-85048$ | 100-Pin Pb-Free Thin Quad Flat Pack |  |

## Ordering Code Definitions



Figure 17. 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100


## Document History Page

Document Title: CY7C024AV/024BV/025AV/026AV, CY7C0241AV/0251AV/036AV 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM Document Number: 38-06052

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 110204 | SZV | 11/11/01 | Change from Spec number: 38-00838 to 38-06052 |
| *A | 122302 | RBI | 12/27/02 | Power up requirements added to Maximum Ratings Information |
| *B | 128958 | JFU | 9/03/03 | Added CY7C025AV-25AI to Ordering Information |
| *C | 237622 | YDT | See ECN | Removed cross information from features section |
| *D | 241968 | WWZ | See ECN | Added CY7C024AV-25AI to Ordering Information |
| *E | 276451 | SPN | See ECN | Corrected $\times 18$ for 026AV to $\times 16$ |
| *F | 279452 | RUY | See ECN | Added Pb -free packaging information Corrected pin A113L to A13L on CY7C026AV pin list Added minimum $\mathrm{V}_{\text {IL }}$ of 0.3 V and note 16 |
| *G | 373580 | RUY | See ECN | Corrected CY7C024AC-25AXC to CY7C024AV-25AXC in Ordering Information |
| *H | 380476 | PCX | See ECN | Added to Part Ordering information: <br> CY7C024AV-15AI, CY7C024AV-15AXI, CY7C024AV-20AI, <br> CY7C024AV-20AXI, CY7C025AV-20AXI, CY7C026AV-20AXI |
| * | 2543577 | NXR/AESA | 07/25/08 | Updated note number 33 on page 12 from "R/W must be HIGH during all address transitions" to "R/W or CE must be HIGH during all address transitions" |
| *J | 2623540 | VKN/PYRS | 12/17/08 | Added CY7C024BV part |
| *K | 2896038 | RAME | 03/19/10 | Removed inactive parts from ordering information table Updated package diagram |
| *L | 3110406 | ADMU | 12/14/2010 | Added Ordering Code Definitions. |
| *M | 3210221 | ADMU | 03/30/2011 | Updated Package Diagram from *D to *E Part CY7C025AV-25AC from Ordering Information table. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| cypress.com/go/plc |  |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    8. $A_{12 L}$ on the CY7C0251AV.
    9. $A_{12 R}$ on the CY7C0251AVC.

[^1]:    Notes
    10. See Functional Description on page 5 for specific highest memory locations by device.
    11. If $\overline{B U S Y}_{R}=L$, then no change.
    12. If $\overline{B U S Y}_{L}=L$, then no change.
    13. See Functional Description on page 5 for specific addresses by device.

[^2]:    Notes
    14. The voltage on any input or 10 pin cannot exceed the power pin during power up.
    15. Pulse width < 20 ns .
    16. Industrial parts are available in CY7C026AV and CY7C036AV only.
    17. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
    18. $f_{M A X}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $I_{\text {SB3 }}$.
    19. Tested initially and after any design or process changes that may affect these parameters.

[^3]:    Notes
    29. R/W is HIGH for read cycles.
    30. Device is continuously selected $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$. This waveform cannot be used for semaphore reads.
    31. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$
    32. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
    33. To access RAM, $\overline{C E}=V_{I L}, \overline{U B}$ or $\overline{L B}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$.

[^4]:    Notes
    34. R/W or $\overline{\mathrm{CE}}$ must be HIGH during all address transitions.
    35. A write occurs during the overlap ( $\mathrm{t}_{\text {SCE }}$ or $\mathrm{t}_{\text {PWE }}$ ) of a LOW $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ and a LOW UB or $\overline{\mathrm{LB}}$.
    36. $\mathrm{t}_{\mathrm{HA}}$ is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle
    37. If $O E$ is $L O W$ during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{P W E}{ }^{\circ}$ or ( $t_{\text {HZWE }}+t_{S D}$ ) to enable the 10 drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{SD}}$. If $\overline{\mathrm{OE}}$ is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tpwE.
    38. To access RAM, $\overline{C E}=V_{11}, \overline{S E M}=V_{I H}$.
    39. To access upper byte, $\mathrm{CE}=\mathrm{V}_{\mathrm{IL}}, \mathrm{UB}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SEM}=\mathrm{V}_{\mathrm{IH}}$.

    To access lower byte, $\mathrm{CE}=\mathrm{V}_{\mathrm{IL}}, \frac{\mathrm{LB}}{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SEM}=\mathrm{V}_{\mathrm{IH}}$.
    40. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 percent tested.
    41. During this period, the IO pins are in the output state, and input signals must not be applied.
    42. If the $\overline{C E}$ or $\overline{S E M}$ LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high impedance state.

[^5]:    Notes
    43. $\overline{C E}=$ HIGH for the duration of the above timing (both write and read cycle).
    44. $1 O_{0 R}=1 O_{0 L}=\operatorname{LOW}$ (request semaphore); $\overline{C E}_{\mathrm{R}}=\overline{C E}_{\mathrm{L}}=\mathrm{HIGH}$
    45. Semaphores are reset (available to both ports) at cycle start.
    46. If $\mathrm{t}_{\mathrm{SPS}}$ is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.

