SCAS234B - JULY 1990 - REVISED OCTOBER 1996

- **Members of the Texas Instruments** *Widebus* ™ Family
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin **Spacings**

description

The 'AC16240 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

They can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable (OE) inputs.

10E 48 20E 1Y1 2 47 1 1A1 1Y2 3 46 ¶ 1A2 GND 45 GND 4 1Y3 5 44**∏** 1A3 1Y4 43 1 1A4 6 42 🛛 V_{CC} 7 V_{CC} 2Y1 41 2A1 8 2Y2 9 40 2A2 GND 39 GND 10 2Y3 11 38 ∏ 2A3 37 2A4 2Y4 12 3Y1 13 36 3A1 35 3A2 3Y2 14

54AC16240...WD PACKAGE

74AC16240...DL PACKAGE

(TOP VIEW)

18 31 V_{CC} V_{CC} 30 **4**A1 4Y1 [] 19 4Y2 20 29 AA2 GND 28 | GND 21 27 **[**] 4A3 4Y3 22 4Y4 23 26**∏** 4A4 4OE 24 25 3OE

34 GND

33 A3

32 🛮 3A4

GND

3Y3

3Y4

15

16

17

The 74AC16240 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The 54AC16240 is characterized for operation over the full military temperature range of -55°C to 125°C.

The 74AC16240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol†





[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air)(see Note 2): DL package .	1.2 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

			54	54AC16240		74	AC1624	0	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V	
		V _{CC} = 3 V	2.1			2.1				
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V	
		V _{CC} = 5.5 V	3.85			3.85				
		V _{CC} = 3 V			0.9			0.9		
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V	
		V _{CC} = 5.5 V		3	1.65			1.65		
٧ı	Input voltage		0	Q	VCC	0		VCC	V	
Vo	Output voltage		0	, ,	VCC	0		VCC	V	
		V _{CC} = 3 V	4	70.	-4			-4		
ІОН	High-level output current	$V_{CC} = 4.5 \text{ V}$	S. C.		-24			-24	mA	
		$V_{CC} = 5.5 \text{ V}$			-24			-24		
		V _{CC} = 3 V			12			12		
loL	Low-level output current	V _{CC} = 4.5 V			24			24	mA	
		V _{CC} = 5.5 V			24			24		
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V	
TA	Operating free-air temperature	·	-55		125	-40		85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T,	_Δ = 25°C	;	54AC	54AC16240		74AC16240		
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		3 V	2.9			2.9		2.9			
	ΙΟΗ = -50 μΑ	4.5 V	4.4			4.4		4.4			
		5.5 V	5.4			5.4		5.4			
Voн	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		V	
		4.5 V	3.94			3.8		3.8			
	I _{OH} = -24 mA	5.5 V	4.94			4.8	EM	4.8			
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	EV	3.85			
	I _{OL} = 50 μA I _{OL} = 12 mA I _{OL} = 24 mA	3 V			0.1	4	0.1		0.1		
		4.5 V			0.1	ζΟ,	0.1		0.1		
		5.5 V			0.1	70	0.1		0.1		
VOL		3 V			0.36) Y	0.44		0.44	V	
		4.5 V			0.36		0.44		0.44		
	IOL = 24 IIIA	5.5 V			0.36		0.44		0.44		
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65		
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ	
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ	
C _i	$V_I = V_{CC}$ or GND	5 V		4.5						pF	
Co	$V_O = V_{CC}$ or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	54AC1	6240	74AC1	6240	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	V	1.8	5.4	7.5	1.8	8.3	1.8	8.3	ns
t _{PHL}	A	ī	2.5	7	9.3	2.5	10.2	2.5	10.2	115
^t PZH	ŌĒ	V	2.1	6.1	8.5	2.1	9.5	2.1	9.5	no
t _{PZL}	OE	ī	2.9	8.4	11.3	2.9	12.6	2.9	12.6	ns
^t PHZ	ŌĒ	V	4.3	6.2	8.3	4.3	8.7	4.3	8.7	no
t _{PLZ}) OE	ſ	3.6	6	7.8	3.6	8.4	3.6	8.4	ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	_Δ = 25°C	;	54AC1	6240	74AC1	6240	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
^t PLH	А	V	1.3	3.3	5.3	1.3	5.8	1.3	5.8	20
t _{PHL}	A	ī	1.9	4.3	6.5	1.9	7.1	1.9	7.1	ns
^t PZH	ŌĒ	V	1.6	3.8	5.9	1.6	6.6	1.6	6.6	20
^t PZL	OE	T	3.2	4.7	7.2	3.2	8.1	3.2	8.1	ns
t _{PHZ}	ŌĒ	V	4.2	6	7.7	4.2	8.1	4.2	8.1	
t _{PLZ}	OE .	ľ	3.4	5.1	6.9	3.4	7.3	3.4	7.3	ns


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


	PARAMETER			TEST CONDITIONS		
C . Down discination conscitones not lately		Outputs enabled	C ₁ = 50 pF. f = 1 MHz		42	~F
Cpd	Power dissipation capacitance per latch	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	6	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND





VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated