

FE	EATURES	DL, DGG, OR DO	SV PACKAGE
٠	Member of the Texas Instruments Widebus™	(TOP V	
	Family		
•	Operates From 1.65 V to 3.6 V		48 2 <u>0E</u>
•	Inputs Accept Voltages to 5.5 V	1Y1 2	47 1A1
•	Max t <sub>pd</sub> of 4.4 ns at 3.3 V		46 1A2
•	Output Ports Have Equivalent 26- $\Omega$ Series	GND [] 4 1Y3 [] 5	45 GND 44 1A3
	Resistors, So No External Resistors Are	1Y3 []5 1Y4 []6	44   1A3 43   1A4
	Required	V <sub>CC</sub> [] 7	43   1A4 42   V <sub>CC</sub>
•	Typical V <sub>OLP</sub> (Output Ground Bounce) < 0.8 V	2Y1 [8	41 2A1
	at $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	2Y2 9	40 2A2
•	Typical V <sub>OHV</sub> (Output V <sub>OH</sub> Undershoot) > 2 V	GND 10	39 GND
-	at $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	2Y3 [ 11	38 2A3
•	I <sub>off</sub> Supports Partial-Power-Down Mode	2Y4 🚺 12	37 🛛 2A4
	Operation	3Y1 🛛 13	36 🛛 3A1
•	Supports Mixed-Mode Signal Operation on All	3Y2 🛛 14	35 🛛 3A2
	Ports (5-V Input/Output Voltage With	GND 15	34 🛛 GND
	3.3-V V <sub>CC</sub> )	3Y3 🛛 16	33 <b>3</b> 3A3
•	Bus Hold on Data Inputs Eliminates the Need	3Y4 17	32 3A4
	for External Pullup/Pulldown Resistors	V <sub>CC</sub> 18	31 V <sub>CC</sub>
•	Latch-Up Performance Exceeds 250 mA Per	4Y1 19	30 4A1
•	JESD 17		29 4A2
•	ESD Protection Exceeds JESD 22	GND [ 21 4Y3 [ 22	28 GND 27 4A3
•		4Y3 U 22 4Y4 U 23	27    4A3 26    4A4
	– 2000-V Human-Body Model (A114-A)	414 [ 23 40E [ 24	25 3 <u>0E</u>
	– 200-V Machine Model (A115-A)	40° U <sup>24</sup>	30E
	– 1000-V Charged-Device Model (C101)		

## **DESCRIPTION/ORDERING INFORMATION**

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCH162244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		Tube	SN74LVCH162244ADL	LVCH162244A	
–40°C to 85°C	SSOP – DL	Tape and reel	SN74LVCH162244ADLR		
-40 C 10 85 C	TSSOP – DGG	Tape and reel	SN74LVCH162244AGR	LVCH162244A	
	TVSOP – DGV	Tape and reel	SN74LVCH162244AVR	LN2244A	

### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

# SN74LVCH162244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS545K-OCTOBER 1995-REVISED MARCH 2005



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

FUNCTION TABLE (EACH 4-BIT BUFFER)								
INP	INPUTS OUTPUT							
OE	Α	Y						
L	Н	Н						
L	L	L						
Н	Х	Z						

## LOGIC DIAGRAM (POSITIVE LOGIC)



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance of	or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state	2) (3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		58	°C/W
		DL package		63	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	$0.65  imes V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
	Output voltage	High or low state	0	V <sub>CC</sub>	V
Vo		3-state	0	5.5	v
		V <sub>CC</sub> = 1.65 V		-2	
	Lish lovel output ourrest	$V_{CC} = 2.3 V$		-4	~ ^
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-8	mA
		$V_{CC} = 3 V$		-12	
		V <sub>CC</sub> = 1.65 V		2	
		V <sub>CC</sub> = 2.3 V		4	
I <sub>OL</sub>	Low-level output current	t current $V_{CC} = 2.7 V$		8	mA
		V <sub>CC</sub> = 3 V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	· · · ·		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74LVCH162244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS545K-OCTOBER 1995-REVISED MARCH 2005



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	V <sub>cc</sub>	MIN T	YP <sup>(1)</sup> MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> – 0.2		
	$I_{OH} = -2 \text{ mA}$		1.65 V	1.2		
	1 4 m 4		2.3 V	1.7		
V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}$		2.7 V	2.2		V
	I <sub>OH</sub> = -6 mA		3 V	2.4		
	I <sub>OH</sub> = -8 mA		2.7 V	2		
	I <sub>OH</sub> = -12 mA		3 V	2		
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 2 mA		1.65 V		0.45	
	1 4 ~ 4	2.3 V		0.7		
V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}$	2.7 V		0.4	V	
	$I_{OL} = 6 \text{ mA}$		3 V		0.55	
	I <sub>OL</sub> = 8 mA		2.7 V		0.6	
	$I_{OL} = 12 \text{ mA}$		3 V		0.8	
I <sub>I</sub>	V <sub>I</sub> = 0 to 5.5 V		3.6 V		±5	μA
	V <sub>I</sub> = 0.58 V	1.65 V	(2)			
	V <sub>I</sub> = 1.07 V	1.65 V	(2)			
	V <sub>1</sub> = 0.7 V	2.3 V	45			
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45		μA	
	V <sub>I</sub> = 0.8 V		3 V	75		
	V <sub>1</sub> = 2 V		3 V	-75		
	$V_{I} = 0$ to 3.6 V <sup>(3)</sup>	$V_{\rm I} = 0$ to 3.6 V <sup>(3)</sup>			±500	
I <sub>off</sub>	$V_1 \text{ or } V_0 = 5.5 \text{ V}$		0		±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = 0 to 5.5 V		3.6 V		±10	μA
	$V_{I} = V_{CC}$ or GND	1 0	3.6 V		20	۸
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}$				20	μA
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V, Oth	2.7 V to 3.6 V		500	μA	
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		5.5	pF
Co	$V_0 = V_{CC}$ or GND		3.3 V		6	pF

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This information was not available at the time of publication.

(2) (3) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This applies in the disabled state only. (4)

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.1		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 8 V	UNIT
	(INFUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y	1	10.2	1	6.4	1	5.6	1.1	4.4	ns
t <sub>en</sub>	OE	Y	1	14.8	1	8.2	1	6.9	1	5.5	ns
t <sub>dis</sub>	ŌĒ	Y	1	12.3	1	7.1	1	6.8	1.8	6.3	ns

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	35	рF
C <sub>pd</sub>	per buffer/driver	Outputs disabled		(1)	(1)	4	рг


(1) This information was not available at the time of publication.

## SN74LVCH162244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS545K-OCTOBER 1995-REVISED MARCH 2005




## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

M	INPUTS		N	N	•	<b>_</b>	N	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$	
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	



OLTAGE WAVEFORMS PULSE DURATION





LOW- AND HIGH-LEVEL ENABLING

#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVCH162244ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH162244ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH162244AGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH162244AVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH162244ADGGR	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI
SN74LVCH162244ADGVR	OBSOLETE	TVSOP	DGV	48		TBD	Call TI	Call TI
SN74LVCH162244ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH162244ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH162244AGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH162244AVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

## DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated