# DATA SHEET



# MOS INTEGRATED CIRCUIT μ**PD16502**

# CCD DRIVER CMOS IC

The  $\mu$ PD16502 is a vertical drive interface for CCD area image sensor incorporating a level conversion circuit and three-level output function.


Using the CMOS process provides a low power consumption and a optimum transmission delay and low output ON resistance to drive the CCD image sensor.

#### FEATURES

- Low power consumption: 6.0 mA TYP.
- Low output ON resistance: 18  $\Omega$  TYP.
- High withstand voltage: 25 V MAX.
- Complete one-chip vertical drive interface circuit capable of connection with the clock generator (CMOS IC)
  Middle level power V<sub>DD2a</sub> and V<sub>DD2b</sub> can be set with separate voltage.

#### **ORDERING INFORMATION**


Order name	Package
μPD16502GS	20-pin plastic SOP (300 mil)



Document No. IC-2448A (O.D.No. ID-7916A) Date Published June 1990M Printed in Japan

#### **TERMINAL CONNECTION DIAGRAM (Top View)**

NEC



## ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25 $^{\circ}$ C, GND = 0 V)

Power Withstand Voltage 1	$V_{DD1} - V_{SS}$	25	V
Power Withstand Voltage 2	$V_{DD2} - V_{SS}$	17	V
Power Withstand Voltage 3	V <sub>CC</sub> – GND	7	V
Low Level Power Withstand Voltage	V <sub>SS</sub> – GND	-10	V
Input Voltage	VIN	-0.5 to V <sub>CC</sub> +0.5	V
I/O Clamp Diode Current	IIC, IOC	±10 .	mA
Maximum DC Load Current	IODC	±3	mA
Maximum Load Capacitance	CL	30 000	pF/pin
Allowable Loss	PD	200	mW
Storage Temperature	T <sub>stg</sub>	60 to +150	°C
<b>Note:</b> Use voltage $V_{DD2} < V_{CC}$			

#### **RECOMMENDED OPERATING CONDITIONS**

(If no special specifications are stated grounding is 0 V, Ta ranges from -10 to +60  $^\circ\text{C.}$ )

CHARACTERISTICS	SYMBOL	RATING	UNIT
Voltage Across the Power 1 and Power 2 Supply	V <sub>DD1</sub> – V <sub>DD2</sub>	6.5 to 15.5	v
Voltage Across the Power 2 and Low Level Power Supply	V <sub>DD2</sub> – V <sub>SS</sub>	7.0 to 10.0	v
Power 2 Supply	V <sub>DD2</sub>	0.0 to 4.0	v
Power 3 Supply	V <sub>CC</sub>	4.75 to 5.25	V
High Level Input Voltage	V <sub>IH*</sub>	3.5 to V <sub>CC</sub>	. <b>v</b>
Low Level Input Voltage	V <sub>IL*</sub>	0.0 to 1.0	V
Operating Temperature	T <sub>opt</sub>	-10 to +60	°C

\* V<sub>CC</sub> = 5.0 V

#### DC CHARACTERISTIC


(If there is no specification,  $V_{dd1}$  is 14.5 V,  $V_{dd2}$  is 1 V,  $V_{CC}$  is 5 V, grounding is 0 V,  $V_{SS}$  is -6 V, and  $T_a$  ranges from -10 to +60 °C.)

CHARACTERISTICS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
High Level Output Voltage (High level)	V <sub>OH</sub> (H)	$V_{I} = GND, V_{CC} I_{O} = -1 mA$	V <sub>DD1</sub> -0.1		V <sub>DD1</sub>	v
High Level Output Voltage (Middle level)	V <sub>OH</sub> (м)	$V_{I} = GND, V_{CC} I_{O} = -1 mA$	V <sub>DD2</sub> 0.1		V <sub>DD2</sub>	v
Low Level Output Voltage (Low level)	V <sub>OL</sub> (L)	$V_{I} = GND, V_{CC} I_{O} = 1 mA$	V <sub>SS</sub> +0.1		V <sub>SS</sub>	v
Input Current	1 II	$V_{I} = GND, V_{CC}$			1.0	μA
Output on Resistance (High level)	R <sub>ON</sub> (H)	I <sub>O</sub> =50 mA		18	30	Ω
Output on Resistance (Middle level)	R <sub>ON</sub> (M)	I <sub>O</sub> =50 mA		18	30	Ω
Output on Resistance (Low level)	R <sub>ON</sub> (L)	I <sub>O</sub> = 50 mA		18	30	Ω
Static Current Consumption	ICC + IDD1 + IDD2	$V_{I} = GND, V_{CC}$		10-4	100	μA

### AC CHARACTERISTIC

CHARACTERISTICS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Transmission Delay Time	tPLH, tPHL	No load. See Figure 1.		100	200	ns
Transmission Delay Time	tPLH, tPHL	Middle level High level		200	400	ns
Rising and Falling Time	tTLH, TTHL	Load circuit. See Figure 2.		200	300	ns
Current Consumption	l <sub>dyn</sub> (I <sub>CC</sub> + I <sub>DD1</sub> + I <sub>DD2</sub> + I <sub>SS</sub> )	Input pulse timing is Figure 3.		6.0	10	mA
	Icc			0.02	0.2	mA
	DD1 + DD2			3.8	5.0	mA
	ISS		5.0	-3.8		mA

Fig. 1 Transmission Delay Time



4

NEC

μPD16502

Fig. 2 Output Load Circuit






Fig. 3 Input Pulse Timing Diagram



#### APPLICATION CIRCUIT EXAMPLE


#### CCD Camera Drive Block Diagram

NEC




6


NEC




Note 1. Turn on the power  $V_{DD1}$  before  $V_{CC}$  and  $V_{DD2}$ 2. PG<sub>1</sub> (terminal 9) and PG<sub>2</sub> (terminal 12) are able to input both common signal and different signal.

## 20PIN PLASTIC SOP (300 mil)







#### NOTE

NEC

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		P20GM-50-300B,C-1
ITEM	MILLIMETERS	INCHES
А	13.00 MAX.	0.512 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	0.40+0.10	0.016+0.004 -0.003
E	0.1 <sup>±0.1</sup>	0.004 <sup>±0.004</sup>
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
н	7.7 <sup>±0.3</sup>	0.303 <sup>±0.012</sup>
1	5.6	0.220
J	1.1	0.043
к	0.20+0.10	0.008+0.004
L	0.6 <sup>±0.2</sup>	0.024-0.008
м	0.12	0.005

9