

SLOS254E - JUNE 1999 - REVISED APRIL 2006

- Wide Bandwidth . . . 10 MHz
- High Output Drive
  - $I_{OH} \dots$  57 mA at  $V_{DD}$  1.5 V
  - I<sub>OL</sub> . . . 55 mA at 0.5 V
- High Slew Rate
  - SR+...16 V/μs
  - SR-...19 V/μs
- Wide Supply Range . . . 4.5 V to 16 V
- Supply Current . . . 1.9 mA/Channel
- Ultralow Power Shutdown Mode
   I<sub>DD</sub>...125 μA/Channel
- Low Input Noise Voltage . . . 8.5 nV√Hz
- Input Offset Voltage . . . 60 μV
- Ultra-Small Packages
  - 8 or 10 Pin MSOP (TLC080/1/2/3)





### description

The first members of Tl's new BiMOS general-purpose operational amplifier family are the TLC08x. The BiMOS family concept is simple: provide an upgrade path for BiFET users who are moving away from dual-supply to single-supply systems and demand higher ac and dc performance. With performance rated from 4.5 V to 16 V across commercial (0°C to 70°C) and an extended industrial temperature range (−40°C to 125°C), BiMOS suits a wide range of audio, automotive, industrial, and instrumentation applications. Familiar features like offset nulling pins, and new features like MSOP PowerPAD™ packages and shutdown modes, enable higher levels of performance in a variety of applications.

Developed in TI's patented LBC3 BiCMOS process, the new BiMOS amplifiers combine a very high input impedance, low-noise CMOS front end with a high-drive bipolar output stage, thus providing the optimum performance features of both. AC performance improvements over the TL08x BiFET predecessors include a bandwidth of 10 MHz (an increase of 300%) and voltage noise of 8.5 nV/ $\sqrt{\rm Hz}$  (an improvement of 60%). DC improvements include an ensured V $_{\rm ICR}$  that includes ground, a factor of 4 reduction in input offset voltage down to 1.5 mV (maximum) in the standard grade, and a power supply rejection improvement of greater than 40 dB to 130 dB. Added to this list of impressive features is the ability to drive  $\pm 50$ -mA loads comfortably from an ultrasmall-footprint MSOP PowerPAD package, which positions the TLC08x as the ideal high-performance general-purpose operational amplifier family.

### **FAMILY PACKAGE TABLE**

DEVICE	NO. OF		PACKAG	E TYPES		OULITOONAL	UNIVERSAL	
DEVICE	CHANNELS	MSOP	PDIP	SOIC	TSSOP	SHUTDOWN	EVM BOARD	
TLC080	1	8	8	8	_	Yes		
TLC081	1	8	8	8	_			
TLC082	2	8	8	8	_		Refer to the EVM	
TLC083	2	10	14	14	_	Yes	Selection Guide (Lit# SLOU060)	
TLC084	4	_	14	14	20	_	, , , , , , , , , , , , , , , , , , , ,	
TLC085	4	_	16	16	20	Yes		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners



SLOS254E - JUNE 1999 - REVISED APRIL 2006

#### **TLC080 and TLC081 AVAILABLE OPTIONS**

	PACKAGED DEVICES						
T <sub>A</sub>	SMALL OUTLINE (D)†	SMALL OUTLINE (DGN)†	SYMBOL	PLASTIC DIP (P)			
0°C to 70°C	TLC080CD TLC081CD	TLC080CDGN TLC081CDGN	xxTIACW xxTIACY	TLC080CP TLC081CP			
	TLC080ID TLC081ID	TLC080IDGN TLC081IDGN	xxTIACX xxTIACZ	TLC080IP TLC081IP			
−40°C to 125°C	TLC080AID TLC081AID	_ _ _	_ _	TLC080AIP TLC081AIP			

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC080CDR).

#### **TLC082 and TLC083 AVAILABLE OPTIONS**

	PACKAGED DEVICES								
TA	SMALL	MSOP				PLASTIC	PLASTIC		
	OUTLINE (D) <sup>†</sup>	(DGN)†	SYMBOL‡	(DGQ)†	SYMBOL‡	DIP (N)	DIP (P)		
0°C to 70°C	TLC082CD TLC083CD	TLC082CDGN	xxTIADZ —	— TLC083CDGQ	— xxTIAEB	— TLC083CN	TLC082CP —		
40°C to 425°C	TLC082ID TLC083ID	TLC082IDGN —	xxTIAEA —	TLC083IDGQ	— xxTIAEC	TLC083IN	TLC082IP —		
-40°C to 125°C	TLC082AID TLC083AID		_ _	_ _	_ _	— TLC083AIN	TLC082AIP —		

<sup>†</sup>This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC082CDR).

### **TLC084 and TLC085 AVAILABLE OPTIONS**

	PACKAGED DEVICES					
TA	SMALL OUTLINE (D) <sup>†</sup>	PLASTIC DIP (N)	TSSOP (PWP)†			
0°C to 70°C	TLC084CD TLC085CD	TLC084CN TLC085CN	TLC084CPWP TLC085CPWP			
−40°C to 125°C -	TLC084ID TLC085ID	TLC084IN TLC085IN	TLC084IPWP TLC085IPWP			
	TLC084AID TLC085AID	TLC084AIN TLC085AIN	TLC084AIPWP TLC085AIPWP			


<sup>†</sup>This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC084CDR).

For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI web site at www.ti.com.




<sup>‡</sup>xx represents the device date code.

SLOS254E - JUNE 1999 - REVISED APRIL 2006



### **TYPICAL PIN 1 INDICATORS**





SLOS254E - JUNE 1999 - REVISED APRIL 2006

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	4-14
Supply voltage, V <sub>DD</sub> (see Note 1)	1/ V
Differential input voltage range, V <sub>ID</sub>	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	θJC (°C/W)	θJA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING
D (8)	38.3	176	710 mW
D (14)	26.9	122.3	1022 mW
D (16)	25.7	114.7	1090 mW
DGN (8)	4.7	52.7	2.37 W
DGQ (10)	4.7	52.3	2.39 W
N (14, 16)	32	78	1600 mW
P (8)	41	104	1200 mW
PWP (20)	1.40	26.1	4.79 W

### recommended operating conditions

		MIN	MAX	UNIT
Ourante contra ma. V	Single supply	4.5	16	.,
Supply voltage, V <sub>DD</sub>	Split supply $\pm 2.25$ $\pm 8$ aput voltage, V <sub>ICR</sub> GND V <sub>DD</sub> -2	±8	V	
Common-mode input voltage, V <sub>ICR</sub>		GND	V <sub>DD</sub> -2	V
	VIH	2		V
Shutdown on/off voltage level‡	$V_{IL}$		0.8	V
Operating free air temperature T.	C-suffix	0	70	°C
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	125	

<sup>‡</sup>Relative to the voltage on the GND terminal of the device.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

### electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			TLC080/1/2/3,	25°C		390	1900	
l.,		V <sub>DD</sub> = 5 V,	TLC084/5	Full range			3000	.,
VIO	Input offset voltage	$V_{IC} = 3.5 \text{ V},$	TLC080/1/2/3A,	25°C		390	1400	μV
		$V_0 = 2.5 V$	TLC084/5A	Full range			2000	
αVIO	Temperature coefficient of input offset voltage	$R_S = 50 \Omega$				1.2		μV/°C
				25°C		1.9	50	
liO	) Input offset current	V <sub>DD</sub> = 5 V,	TLC08XC	Full recess			100	pА
		$V_{IC} = 2.5 \text{ V},$	TLC08XI	Full range			700	
		$V_0 = 2.5 \text{ V},$		25°C		3	50	
I <sub>IB</sub>	B Input bias current	$R_S = 50 \Omega$	TLC08XC				100	pΑ
		TLC08XI	Full range			700		
				25°C	0 to 3.0	0 to 3.5		
VICR	Common-mode input voltage	$R_S = 50 \Omega$		Full range	0 to	0 to		V
			1		3.0	3.5		
			I <sub>OH</sub> = -1 mA	25°C	4.1	4.3		
				Full range	3.9			
			I <sub>OH</sub> = -20 mA	25°C	3.7	4		V
l			-011 ==	Full range	3.5			
VOH	High-level output voltage	V <sub>IC</sub> = 2.5 V	I <sub>OH</sub> = -35 mA	25°C	3.4	3.8		
				Full range	3.2			
				25°C	3.2	3.6		
			I <sub>OH</sub> = -50 mA	-40°C to 85°C	3			
			I <sub>OL</sub> = 1 mA	25°C		0.18	0.25	
			IOL = 1 III/	Full range			0.35	
			I <sub>OL</sub> = 20 mA	25°C		0.35	0.39	
			10L = 20 IIIA	Full range			0.45	
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V	I <sub>OL</sub> = 35 mA	25°C		0.43	0.55	V
			IOL = 55 IIIA	Full range			0.7	
			I <sub>OL</sub> = 50 mA	25°C		0.45	0.63	
				–40°C to 85°C			0.7	
loo	Short circuit output ourront	Sourcing		25°C		100		m ^
los	Short-circuit output current	Sinking		25°C		100		mA
	Output ourrent	V <sub>OH</sub> = 1.5 V from posi	V <sub>OH</sub> = 1.5 V from positive rail			57		m ^
Ю	Output current	V <sub>OL</sub> = 0.5 V from negative rail		25°C		55		mA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.



# TLC080, TLC081, TLC082, TLC083, TLC084, TLC085, TLC08xA FAMILY OF WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE SUPPLY **OPERATIONAL AMPLIFIERS** SLOS254E – JUNE 1999 – REVISED APRIL 2006

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
Δ	Large-signal differential voltage	V 2.V	D. 401-0	25°C	100	120		dB
A <sub>VD</sub>	amplification	$V_{O(PP)} = 3 V$	$R_L = 10 \text{ k}\Omega$	Full range	100			uБ
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz		25°C		22.9		pF
z <sub>0</sub>	Closed-loop output impedance	f = 10 kHz,	Ay = 10	25°C		0.25		Ω
	Common-mode rejection ratio	V <sub>IC</sub> = 0 to 3 V,	R <sub>S</sub> = 50 Ω	25°C	80	110		dB
CMRR				Full range	80			
I.	Supply voltage rejection ratio	$V_{DD} = 4.5 \text{ V to } 16 \text{ V},$	$V_{IC} = V_{DD}/2$ ,	25°C	80	100		-ID
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	80			dB
l	Supply current (per channel)	V= -25V	No load	25°C		1.8	2.5	mA
<sup>I</sup> DD	Supply current (per channel)	$V_{O} = 2.5 \text{ V},$		Full range			3.5	IIIA
lan (oa	Supply current in shutdown mode (per channel)	<u>SHDN</u> ≤ 0.8 V		25°C		125	200	^
IDD(SHDN)	(TLC080, TLC083, TLC085)	2HUN ≤ 0.8 V		Full range			250	μА

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
SR+	Positive slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V},$	C <sub>L</sub> = 50 pF,	25°C	10	16		V/μs	
SINT	Fositive siew rate at unity gain	R <sub>L</sub> = 10 kΩ		Full range	9.5			ν/μδ	
SR-	Negative slew rate at unity gain		$C_L = 50 pF$ ,	25°C	12.5	19		V/μs	
SK-	Negative siew rate at unity gain	$R_L = 10 \text{ k}\Omega$		Full range	10			ν/μδ	
\/	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/√ <del>Hz</del>	
V <sub>n</sub>	Equivalent input hoise voltage	f = 1 kHz		25°C		8.5		110/ 1112	
In	Equivalent input noise current	f = 1 kHz		25°C		0.6		fA/√ <del>Hz</del>	
THD + N		V <sub>O(PP)</sub> = 3 V,	A <sub>V</sub> = 1			0.002%			
	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$ and 250 $\Omega$ ,	A <sub>V</sub> = 10	25°C		0.012%			
		f = 1 kHz	A <sub>V</sub> = 100			0.085%			
t(on)	Amplifier turnon time‡	D. 4010		25°C		0.15		μs	
t(off)	Amplifier turnoff time‡	$R_L = 10 \text{ k}\Omega$		25°C		1.3		μs	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		10		MHz	
		V(STEP)PP = 1 V, A <sub>V</sub> = -1,	0.1%			0.18			
	Settling time	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		0.39		_	
t <sub>S</sub>	Settling time	V(STEP)PP = 1 V, Ay = -1,	0.1%	250		0.18		μs	
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.39			
	Dhara maria	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF	2500		32°			
φm	Phase margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	25°C		40°			
		$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF			2.2			
	Gain margin	$R_L = 10 \text{ k}\Omega$	C <sub>L</sub> = 0 pF	25°C		3.3		dB	

Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



<sup>&</sup>lt;sup>‡</sup> Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

# TLC080, TLC081, TLC082, TLC083, TLC084, TLC085, TLC08xA FAMILY OF WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE SUPPLY **OPERATIONAL AMPLIFIERS** SLOS254E – JUNE 1999 – REVISED APRIL 2006

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 12 V (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			TLC0841/2/3,	25°C		390	1900	
.,		V <sub>DD</sub> = 12 V	TLC084/5	Full range			3000	μV
VIO	Input offset voltage	$V_{IC} = 6 V$	TLC0841/2/3A,	25°C		390	1400	
		$V_0 = 6 V$	TLC084/5A	Full range			2000	
αΝΙΟ	Temperature coefficient of input offset voltage	$R_S = 50 \Omega$				1.2		μV/°C
				25°C		1.5	50	
IIO	Input offset current	V <sub>DD</sub> = 12 V	TLC08xC	Full rongs			100	pА
		$V_{IC} = 6 V$	TLC08xI	Full range			700	
		$V_0 = 6 V$		25°C		2	50	
I <sub>IB</sub>	Input bias current	R <sub>S</sub> = 50 Ω	TLC08xC				100	pА
			TLC08xI	Full range			700	
				0500	0	0		
				25°C	to 10.0	to 10.5		
VICR	Common-mode input voltage	$R_S = 50 \Omega$			0	0		V
			Full range	to	to			
			_		10.0	10.5		
		V <sub>IC</sub> = 6 V	I <sub>OH</sub> = -1 mA	25°C	11.1	11.2		
			10H = 111111	Full range	11			
			I <sub>OH</sub> = -20 mA	25°C	10.8	11		· v
				Full range	10.7			
VOH	High-level output voltage		I <sub>OH</sub> = -35 mA	25°C	10.6	10.7		
				Full range	10.3			
			I <sub>OH</sub> = -50 mA	25°C	10.3	10.5		
				−40°C to 85°C	10.2			
				25°C		0.17	0.25	
			I <sub>OL</sub> = 1 mA	Full range			0.35	
				25°C		0.35	0.45	
			I <sub>OL</sub> = 20 mA	Full range			0.5	
VOL	Low-level output voltage	V <sub>IC</sub> = 6 V		25°C		0.4	0.52	V
			$I_{OL} = 35 \text{ mA}$	Full range			0.6	
				25°C		0.45	0.6	
			$I_{OL} = 50 \text{ mA}$	−40°C to 85°C			0.65	
	<b>2</b> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Sourcing		25°C		150		
los	OS Short-circuit output current Sinking		25°C		150		mA	
	V <sub>OH</sub> = 1.5 V from positive	sitive rail	25°C		57		4	
IO	Output current	V <sub>OL</sub> = 0.5 V from nega		25°C		55		mA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 12 V (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
Δ	Large-signal differential voltage	V 0.V	D. 401-0	25°C	120	140		dB
A <sub>VD</sub>	amplification	$V_{O(PP)} = 8 V,$	$R_L = 10 \text{ k}\Omega$	Full range	120			aв
ri(d)	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz		25°C		21.6		pF
z <sub>0</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		0.25		Ω
01400	Common-mode rejection ratio	V <sub>IC</sub> = 0 to 10 V,	R <sub>S</sub> = 50 Ω	25°C	80	110		dB
CMRR				Full range	80			
le	Supply voltage rejection ratio	$V_{DD} = 4.5 \text{ V to } 16 \text{ V},$	$V_{IC} = V_{DD}/2$ ,	25°C	80	100		dB
ksvr	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	No load		Full range	80			aв
Inn	Supply current (per channel)	V <sub>O</sub> = 7.5 V,	No load	25°C		1.9	2.9	mA
<sup>1</sup> DD	Supply current (per channel)	VO = 7.5 V,	No load	Full range			3.5	IIIA
lan (ouns)	Supply current in shutdown mode (TLC080, TLC083,	<u>SHDN</u> ≤ 0.8 V		25°C		125	200	^
IDD(SHDN)	TLC085) (per channel)	31 IDIN ≤ 0.0 V		Full range			250	μΑ

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

## operating characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 12 V (unless otherwise noted)

PARAMETER		TEST CONDIT	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SR+	Desitive eleverate at unity asia	$V_{O(PP)} = 2 V,$	C <sub>L</sub> = 50 pF,	25°C	10	16		\//v.o	
SK+	Positive slew rate at unity gain	R <sub>L</sub> = 10 kΩ		Full range	9.5			V/μs	
SR-	Negative slew rate at unity gain	$V_{O(PP)} = 2 V,$	$C_L = 50 pF$ ,	25°C	12.5	19		V/μs	
SK-	Negative siew rate at unity gain	$R_L = 10 \text{ k}\Omega$		Full range	10			ν/μ5	
\ <u></u>	Equivalent input noise voltage	f = 100 Hz		25°C		14		nV/√ <del>Hz</del>	
Vn	Equivalent input noise voltage	f = 1 kHz		25°C		8.5		110/ 1112	
In	Equivalent input noise current	f = 1 kHz		25°C		0.6		fA/√ <del>Hz</del>	
		V <sub>O(PP)</sub> = 8 V,	A <sub>V</sub> = 1			0.002%			
THD + N	Total harmonic distortion plus noise	$R_L = 10$ kΩ and 250 Ω,	A <sub>V</sub> = 10	25°C	0.005%				
		f = 1 kHz	A <sub>V</sub> = 100			0.022%			
t(on)	Amplifier turnon time <sup>‡</sup>	D 4010		25°C		0.47		μs	
t(off)	Amplifier turnoff time‡	$R_L$ = 10 kΩ		25°C	2.5			μs	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		10		MHz	
		V(STEP)PP = 1 V, A <sub>V</sub> = -1,	0.1%			0.17			
	Settling time	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		0.22			
t <sub>S</sub>	Setting time	V(STEP)PP = 1 V, Ay = -1,	0.1%	25 0		0.17		μs	
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.29			
	Diagona de la companio	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 50 pF$	0500		37°			
φm	Phase margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	25°C		42°			
	Gain margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF	25°C		3.1		dB	
	San margin	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 0 pF$	200		4		QD.	

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.



Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

# TLC080, TLC081, TLC082, TLC083, TLC084, TLC085, TLC08xA FAMILY OF WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE SUPPLY OPERATIONAL AMPLIFIERS SLOS254E – JUNE 1999 – REVISED APRIL 2006

### **TYPICAL CHARACTERISTICS**


### **Table of Graphs**


			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2
lio	Input offset current	vs Free-air temperature	3, 4
I <sub>IB</sub>	Input bias current	vs Free-air temperature	3, 4
Vон	High-level output voltage	vs High-level output current	5, 7
VOL	Low-level output voltage	vs Low-level output current	6, 8
Z <sub>o</sub>	Output impedance	vs Frequency	9
I <sub>DD</sub>	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
CMRR	Common-mode rejection ratio	vs Frequency	12
Vn	Equivalent input noise voltage	vs Frequency	13
VO(PP)	Peak-to-peak output voltage	vs Frequency	14, 15
	Crosstalk	vs Frequency	16
	Differential voltage gain	vs Frequency	17, 18
	Phase	vs Frequency	17, 18
φm	Phase margin	vs Load capacitance	19, 20
	Gain margin	vs Load capacitance	21, 22
	Gain-bandwidth product	vs Supply voltage	23
SR	Slew rate	vs Supply voltage vs Free-air temperature	24 25, 26
		vs Frequency	27, 28
THD + N	Total harmonic distortion plus noise	vs Peak-to-peak output voltage	29, 30
	Large-signal follower pulse response		31, 32
	Small-signal follower pulse response		33
	Large-signal inverting pulse response		34, 35
	Small-signal inverting pulse response		36
	Shutdown forward isolation	vs Frequency	37, 38
	Shutdown reverse isolation	vs Frequency	39, 40
	Chatdenin complex compat	vs Supply voltage	41
	Shutdown supply current	vs Free-air temperature	42
	Shutdown pulse		43, 44





SLOS254E - JUNE 1999 - REVISED APRIL 2006


### TYPICAL CHARACTERISTICS















**HIGH-LEVEL OUTPUT VOLTAGE** 















### TYPICAL CHARACTERISTICS








**PEAK-TO-PEAK OUTPUT** 

















SLOS254E - JUNE 1999 - REVISED APRIL 2006


### **TYPICAL CHARACTERISTICS**























### TYPICAL CHARACTERISTICS







SLOS254E - JUNE 1999 - REVISED APRIL 2006

### TYPICAL CHARACTERISTICS


## LARGE SIGNAL INVERTING PULSE RESPONSE




LARGE SIGNAL INVERTING PULSE RESPONSE




SMALL SIGNAL INVERTING PULSE RESPONSE




## SHUTDOWN FORWARD ISOLATION




SHUTDOWN FORWARD ISOLATION




SHUTDOWN REVERSE ISOLATION




## SHUTDOWN REVERSE ISOLATION



SHUTDOWN SUPPLY CURRENT





SHUTDOWN SUPPLY CURRENT





### TYPICAL CHARACTERISTICS





### PARAMETER MEASUREMENT INFORMATION





Figure 45

### **APPLICATION INFORMATION**

### input offset voltage null circuit

The TLC080 and TLC081 has an input offset nulling function. Refer to Figure 46 for the diagram.



NOTE A: R1 = 5.6 k $\Omega$  for offset voltage adjustment of  $\pm 10$  mV. R1 = 20 k $\Omega$  for offset voltage adjustment of  $\pm 3$  mV.

Figure 46. Input Offset Voltage Null Circuit



### **APPLICATION INFORMATION**

### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 47. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 47. Driving a Capacitive Load

### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 48. Output Offset Voltage Model

#### **APPLICATION INFORMATION**

### high speed CMOS input amplifiers

The TLC08x is a family of high-speed low-noise CMOS input operational amplifiers that has an input capacitance of the order of 20 pF. Any resistor used in the feedback path adds a pole in the transfer function equivalent to the input capacitance multiplied by the combination of source resistance and feedback resistance. For example, a gain of –10, a source resistance of 1 k $\Omega$ , and a feedback resistance of 10 k $\Omega$  add an additional pole at approximately 8 MHz. This is more apparent with CMOS amplifiers than bipolar amplifiers due to their greater input capacitance.


This is of little consequence on slower CMOS amplifiers, as this pole normally occurs at frequencies above their unity-gain bandwidth. However, the TLC08x with its 10-MHz bandwidth means that this pole normally occurs at frequencies where there is on the order of 5dB gain left and the phase shift adds considerably.

The effect of this pole is the strongest with large feedback resistances at small closed loop gains. As the feedback resistance is increased, the gain peaking increases at a lower frequency and the 180° phase shift crossover point also moves down in frequency, decreasing the phase margin.

For the TLC08x, the maximum feedback resistor recommended is 5 k $\Omega$ ; larger resistances can be used but a capacitor in parallel with the feedback resistor is recommended to counter the effects of the input capacitance pole.

The TLC083 with a 1-V step response has an 80% overshoot with a natural frequency of 3.5 MHz when configured as a unity gain buffer and with a  $10-k\Omega$  feedback resistor. By adding a 10-pF capacitor in parallel with the feedback resistor, the overshoot is reduced to 40% and eliminates the natural frequency, resulting in a much faster settling time (see Figure 49). The 10-pF capacitor was chosen for convenience only.

Load capacitance had little effect on these measurements due to the excellent output drive capability of the TLC08x.






Figure 49. 1-V Step Response



### **APPLICATION INFORMATION**

### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 50).




Figure 50. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 51. 2-Pole Low-Pass Sallen-Key Filter

SLOS254E - JUNE 1999 - REVISED APRIL 2006

#### **APPLICATION INFORMATION**

#### shutdown function

Three members of the TLC08x family (TLC080/3/5) have a shutdown terminal ( $\overline{SHDN}$ ) for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 125  $\mu$ A/channel, the amplifier is disabled, and the outputs are placed in a high-impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to the voltage on the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g.  $\pm 2.5$  V), the shutdown terminal needs to be pulled to  $V_{DD}$ – (not system ground) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figure 43 and Figure 44. The amplifier is powered with a single 5-V supply and is configured as noninverting with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables.

Figure 37 through Figure 40 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is configured as a voltage follower ( $A_V = 1$ ). The isolation performance is plotted across frequency using 0.1  $V_{PP}$ , 2.5  $V_{PP}$ , and 5  $V_{PP}$  input signals at  $\pm 2.5$  V supplies and 0.1  $V_{PP}$ , 8  $V_{PP}$ , and 12  $V_{PP}$  input signals at  $\pm 6$  V supplies.

### circuit layout considerations

To achieve the levels of high performance of the TLC08x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series
  inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
  thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
  the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at
  the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.




SLOS254E - JUNE 1999 - REVISED APRIL 2006

### APPLICATION INFORMATION

### general PowerPAD design considerations

The TLC08x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.



NOTE B: The thermal pad is electrically isolated from all terminals in the package.

Figure 52. Views of Thermally-Enhanced DGN Package

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. Soldering the PowerPAD to the printed circuit board (PCB) is always required, even with applications that have low power dissipation. This soldering provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

#### **APPLICATION INFORMATION**

### general PowerPAD design considerations (continued)

The PowerPAD must be connected to the most negative supply voltage (GND pin potential) of the device.

- 1. Prepare the PCB with a top side etch pattern (see the landing patterns at the end of this data sheet). There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes (dual) or nine holes (quad) in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLC08x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal plane that is at the same potential as the ground pin of the device.
- 5. When connecting these holes to this internal plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLC08x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the TLC08x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given  $\theta_{1A}$ , the maximum power dissipation is shown in Figure 53 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of TLC08x IC (watts)

T<sub>MAX</sub> = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)




SLOS254E - JUNE 1999 - REVISED APRIL 2006

### **APPLICATION INFORMATION**

general PowerPAD design considerations (continued)

### MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 53. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

### **APPLICATION INFORMATION**

### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 1) and subcircuit in Figure 54 are generated using the TLC08x typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

PSpice and Parts are trademarks of MicroSim Corporation.



SLOS254E - JUNE 1999 - REVISED APRIL 2006

### APPLICATION INFORMATION




Figure 54. Boyle Macromodel and Subcircuit

.model .ends



99

egnd


0 poly(2) (3,0) (4,0) 0 .5 .5 99 poly(5) vb vc ve vlp vln 0 13.984E6 –1E3 1E3 14E6 –14E6

SLVS041I - SEPTEMBER 1991 - REVISED AUGUST 2003

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Low Standby Current . . . 20 μA
- RESET Output Defined When V<sub>CC</sub> Exceeds 1 V
- Precision Threshold Voltage 4.55 V ±120 mV
- High Output Sink Capability . . . 20 mA
- Comparator Hysteresis Prevents Erratic Resets

### description/ordering information

The TL7757 is a supply-voltage supervisor designed for use in microcomputer and microprocessor systems. The supervisor monitors the supply voltage for undervoltage conditions. During power up, when the supply voltage, V<sub>CC</sub>, attains a value approaching 1 V, the RESET output becomes active (low) to prevent undefined operation. If the supply voltage drops below threshold voltage level (V<sub>IT</sub>), the RESET output goes to the active (low) level until the supply undervoltage fault condition is eliminated.




NC-No internal connection





## PK PACKAGE (TOP VIEW)



GND is in electrical contact with the tab.

### **ORDERING INFORMATION**

TA	T <sub>A</sub> PACKAGE <sup>†</sup>			TOP-SIDE MARKING
	SOIC (D)	Tube of 75	TL7757CD	7757C
	30IC (D)	Reel of 2500	TL7757CDR	77570
0°C to 70°C	SOT (PK)	Reel of 1000	TL7757CPK	T7
	TO226 / TO-92 (LP)	Bulk of 1000	TL7757CLP	TL7757C
	102267 10-92 (LP)	Reel of 2000	TL7757CLPR	IL//5/C
	SOIC (D)	Tube of 75	TL7757ID	77571
	30IC (D)	Reel of 2500	TL7757IDR	77571
-40°C to 85°C	SOT (PK)	Reel of 1000	TL7757IPK	71
	TO226 / TO-92 (LP)	Bulk of 1000	TL7757ILP	TL77571
	102207 10-92 (EI )	Reel of 2000	TL7757ILPR	1277371

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS041I – SEPTEMBER 1991 – REVISED AUGUST 2003

### equivalent schematic



	ACTUAL DEVICE COMPONENT COUNT						
Transistors	Transistors 27						
Resistors	20						
Capacitors	2						

### absolute maximum ratings over operating junction temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)		0.3 V to 20 V
Off-state output voltage range (see Note 1)		0.3 V to 20 V
Output current, IO		30 mA
Package thermal impedance, θ <sub>JA</sub> (see Notes 2 and 3):	: D package	97°C/W
	LP package	140°C/W
	PK package	52°C/W
Operating virtual junction temperature, T <sub>J</sub>		150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds	260°C
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network terminal ground.
  - 2. Maximum power dissipation is a function of T<sub>J</sub>(max),  $\hat{\theta}_{JA}$ , and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SLVS041I – SEPTEMBER 1991 – REVISED AUGUST 2003

### recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage		1	7	V
Voн	High-level output voltage			15	V
loL	Low-level output current			20	mA
т.	Operating free-air temperature		0	70	°C
TA			-40	85	C

### electrical characteristics at specified free-air temperature

	PARAMETER	TEST CONDITIONS		Т	L7757C		
	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
\/	Negative-going input threshold voltage at VCC		25°C	4.43	4.55	4.67	V
VIT-	Negative-going input threshold voltage at vCC		0°C to 70°C	4.4		4.7	V
\ \ \ +	Hystorosis at Vac		25°C	40	50	60	mV
V <sub>hys</sub> †	Hysteresis at V <sub>CC</sub>		0°C to 70°C	30		70	IIIV
Vai	Low lovel output voltage	le: - 20 m/	25°C		0.4	0.8	V
VOL	Low-level output voltage	$I_{OL} = 20 \text{ mA},  V_{CC} = 4.3 \text{ V}$	0°C to 70°C			0.8	V
lau	High level output ourront	V <sub>CC</sub> = 7 V, V <sub>OH</sub> = 15 V,	25°C			1	
ЮН	High-level output current	See Figure 1	0°C to 70°C			1	μΑ
V t	Power-up reset voltage	$R_L = 2.2 \text{ k}\Omega$	25°C		0.8	1	V
V <sub>res</sub> ‡	rower-up reset voltage	V <sub>CC</sub> slew rate ≤ 5 V/μs	0°C to 70°C			1.2	V
		V42V	25°C		1400	2000	
ICC	Supply current	V <sub>CC</sub> = 4.3 V	0°C to 70°C			2000	μΑ
		V <sub>CC</sub> = 5.5 V	0°C to 70°C			40	

<sup>†</sup> This is the difference between positive-going input threshold voltage, V<sub>IT+</sub>, and negative-going input threshold voltage, V<sub>IT-</sub>. ‡ This is the lowest voltage at which RESET becomes active.

### switching characteristics at specified free-air temperature

	PARAMETER	TEST CONDITIONS	т.	TL7757C			
FARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
tp	Propagation delay time, low-to-high-level	V <sub>CC</sub> slew rate ≤ 5 V/μs,	25°C		3.4	5	
<sup>t</sup> PLH	output	See Figures 2 and 3	0°C to 70°C			5	μs
4=	Propagation delay time, high-to-low-level	Con Figures 2 and 2	25°C		2	5	
<sup>t</sup> PHL	output	See Figures 2 and 3	0°C to 70°C			5	μs
	Rise time	V <sub>CC</sub> slew rate ≤ 5 V/μs,	25°C		0.4	1	
t <sub>r</sub>	Rise time	See Figures 2 and 3	0°C to 70°C			1	μs
+.	Fall time	See Figures 2 and 3	25°C		0.05	1	
t <sub>f</sub>	rall time	See Figures 2 and 3	0°C to 70°C			1	μs
	Minimum pulse duration at V <sub>CC</sub> for output	mum pulse duration at V <sub>CC</sub> for output				5	
<sup>t</sup> w(min)	response		0°C to 70°C			5	μs

## TL7757 **SUPPLY-VOLTAGE SUPERVISOR** AND PRECISION VOLTAGE DETECTOR SLVS041I – SEPTEMBER 1991 – REVISED AUGUST 2003

### electrical characteristics at specified free-air temperature

PARAMETER		TEST CONDITIONS		7	L7757I		LINUT
		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
\/	Negative going input threshold voltage at Vee		25°C	4.43	4.55	4.67	V
VIT-	Negative-going input threshold voltage at V <sub>CC</sub>		-40°C to 85°C	4.4		4.7	V
\ \ +	Hyptoropia at Vala		25°C	40	50	60	mV
V <sub>hys</sub> †	Hysteresis at V <sub>CC</sub>		-40°C to 85°C	30		70	IIIV
V/0:	Low-level output voltage	lo 20 m/ Voo - 4 2 V	25°C		0.4	0.8	V
VOL		$I_{OL} = 20 \text{ mA},  V_{CC} = 4.3 \text{ V}$	-40°C to 85°C			0.8	V
1	High lovel evitout evinont	$V_{CC} = 7 \text{ V},  V_{OH} = 15 \text{ V},$	25°C			1	
ЮН	High-level output current	See Figure 1	–40°C to 85°C			1	μΑ
\/ t	Dower up reset voltage	$R_L = 2.2 \text{ k}\Omega$	25°C		0.8	1	V
V <sub>res</sub> ‡	Power-up reset voltage	V <sub>CC</sub> slew rate ≤ 5 V/μs	-40°C to 85°C			1.2	V
		Vac = 4.2 V	25°C		1400	2000	
ICC	Supply current	V <sub>CC</sub> = 4.3 V	-40°C to 85°C			2100	μΑ
		V <sub>CC</sub> = 5.5 V	–40°C to 85°C			40	

<sup>†</sup> This is the difference between positive-going input threshold voltage, V<sub>IT+</sub>, and negative-going input threshold voltage, V<sub>IT-</sub>. ‡ This is the lowest voltage at which RESET becomes active.

### switching characteristics at specified free-air temperature

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS TA		L7757I		
FARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
tou	Propagation delay time, low-to-high-level output	V <sub>CC</sub> slew rate ≤ 5 V/μs,	25°C		3.4	5	
tPLH	r topagation delay time, low-to-nigh-level output	See Figures 2 and 3	-40°C to 85°C			5	μs
<b></b>	Dropogation delay time, high to low level output	Soo Figures 2 and 2	25°C		2	5	
tPHL	Propagation delay time, high-to-low-level output	See Figures 2 and 3	–40°C to 85°C			5	μs
	Rise time	V <sub>CC</sub> slew rate ≤ 5 V/μs,	25°C		0.4	1	
t <sub>r</sub>	Rise time	See Figures 2 and 3	-40°C to 85°C			1	μs
	Fall time	Son Figures 2 and 2	25°C		0.05	1	
tf	raii uirie	See Figures 2 and 3	-40°C to 85°C			1	μs
	Minimum pulse duration at V <sub>CC</sub> for output		25°C			5	
<sup>t</sup> w(min)	response		–40°C to 85°C			5	μs



SLVS041I - SEPTEMBER 1991 - REVISED AUGUST 2003

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuit for Output Leakage Current



NOTE A: Includes jig and probe capacitance

Figure 2. Test Circuit for RESET Output Switching Characteristics




Figure 3. Switching Diagram




### TYPICAL CHARACTERISTICS<sup>†</sup>


### **Table of Graphs**

		FIGURE
VCC	Supply voltage vs RESET output voltage	4
ICC	Supply current vs Supply voltage	5
Icc	Supply current vs Free-air temperature	6
VOL	Low-level output voltage vs Low-level output current	7
VOL	Low-level output voltage vs Free-air temperature	8
loL	Output current vs Supply voltage	9
V <sub>IT</sub> _	Input threshold voltage (negative-going $V_{\mbox{CC}}$ ) vs Free-air temperature	10
V <sub>res</sub>	Power-up reset voltage vs Free-air temperature	11
V <sub>res</sub>	Power-up reset voltage and supply voltage vs Time	12
	Propagation delay time	13






### SUPPLY CURRENT vs SUPPLY VOLTAGE



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



### TYPICAL CHARACTERISTICS<sup>†</sup>




<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



### TYPICAL CHARACTERISTICS<sup>†</sup>

### (NEGATIVE-GOING V<sub>CC</sub>) FREE-AIR TEMPERATURE 4.6 $R_L = 0$ 4.59 V<sub>IT</sub> - Input Threshold Voltage - V 4.58 4.57 4.56 4.55 4.54 4.53 4.52 4.51 4.5 -100 150 T<sub>A</sub> - Free-Air Temperature - °C


**INPUT THRESHOLD VOLTAGE** 




### **POWER-UP RESET VOLTAGE** AND SUPPLY VOLTAGE

Figure 10

٧S TIME



### **PROPAGATION DELAY TIME**




† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




### **APPLICATION INFORMATION**

### **TYPICAL TIMING DIAGRAM**



### **TYPICAL APPLICATION DIAGRAM**









### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TL7757CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757CPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757ILP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757ILPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757ILPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757ILPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757IPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757IPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757MD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL7757MDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL7757MLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



### PACKAGE OPTION ADDENDUM

5-Dec-2006

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PK (R-PDSO-G3)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



### PLASTIC CYLINDRICAL PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.  $\hfill \hfill \$ 

C.\ Lead dimensions are not controlled within this area

D. FAlls within JEDEC TO -226 Variation AA (TO-226 replaces TO-92)


E. Shipping Method:

Straight lead option available in bulk pack only.

Formed lead option available in tape & reel or ammo pack.



### PLASTIC CYLINDRICAL PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Tape and Reel information for the Format Lead Option package.







### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TL7757CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757CLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757CPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757CPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7757ILP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757ILPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757ILPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757ILPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
TL7757IPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757IPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1YEAR
TL7757MD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL7757MDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL7757MLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



### PACKAGE OPTION ADDENDUM

5-Dec-2006

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PK (R-PSSO-F3)

### PLASTIC SINGLE-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. The center lead is in electrical contact with the tab.
- D. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC T0-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



# PK (R-PDSO-G3)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



### PLASTIC CYLINDRICAL PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.  $\hfill \hfill \$ 

C.\ Lead dimensions are not controlled within this area

D. FAlls within JEDEC TO -226 Variation AA (TO-226 replaces TO-92)


E. Shipping Method:

Straight lead option available in bulk pack only.

Formed lead option available in tape & reel or ammo pack.



### PLASTIC CYLINDRICAL PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Tape and Reel information for the Format Lead Option package.