# SN65C3232E, SN75C3232E 3-V TO 5.5-V TWO-CHANNEL RS-232 1-MBIT/S LINE DRIVERS/RECEIVERS WITH $\pm$ 15-kV IEC ESD PROTECTION

www.ti.com SLLS697-DECEMBER 2005

#### **FEATURES**

- Operate With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operate up to 1 Mbit/s
- Low Supply Current . . . 300 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accept 5-V Logic Input With 3.3-V Supply
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection for RS-232 Pins
  - ±15-kV Human-Body Model (HBM)
  - ±15-kV IEC 61000-4-2 Air-Gap Discharge
  - ±8-kV IEC 61000-4-2 Contact Discharge

#### **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

#### D, DB, DW, OR PW PACKAGE (TOP VIEW) 16∏ V<sub>CC</sub> С1+ Г 15 GND V+ **∏** 2 C1− **∏** 3 14∏ DOUT1 C2+ **∏** 4 13 RIN1 12 ROUT1 C2- [] 5 V− **[**] 6 11 DIN1 DOUT2 $\Pi$ 7 10∏ DIN2 RIN2 8 9 ROUT2

# **DESCRIPTION/ORDERING INFORMATION**

The SN65C3232E and SN75C3232E consist of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD protection pin to pin (serial-port connection pins, including GND). These devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 14 V/ $\mu$ s to 150 V/ $\mu$ s.

#### ORDERING INFORMATION

T <sub>A</sub>	P	ACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - D	Tube of 40	SN65C3232ED	65C3232
	201C – D	Reel of 2500	SN65C3232EDR	CEC2222
	COIC DW	Tube of 40	SN65C3232EDW	65C3232
–40°C to 85°C	SOIC – DW	Reel of 2000	SN65C3232EDWR	65C3232
	SSOP - DB	Reel of 2000	SN65C3232EDBR	CD2022
	TSSOP – PW	Tube of 90	SN65C3232EPW	CB3232
		Reel of 2000	SN65C3232EPWR	7500000
	colc. D	Tube of 40	SN75C3232ED	75C3232
	SOIC – D	Reel of 2500	SN75C3232EDR	7500000
	COIC DW	Tube of 40	SN75C3232EDW	75C3232
0°C to 70°C	SOIC – DW	Reel of 2000	SN75C3232EDWR	7500000
	SSOP - DB	Reel of 2000	SN75C3232EDBR	75C3232
	TCCOD DW	Tube of 90	SN75C3232EPW	0.4.2020
	TSSOP – PW	Reel of 2000	SN75C3232EPWR	CA3232

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Table 1. 1-Mbit/s RS-232 Parts

TEMPERATURE RANGE	PART NO.	NO. OF DRIVERS	NO. OF RECEIVERS	ESD	SUPPLY V <sub>CC</sub> (V)	FEATURE	PIN/PACKAGE
	SN65C3221E	1	1	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
	SN65C3232E	2	2	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
	MAX3227I	1	1	±8-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown plus, ready signal	16-pin SSOP
–40°C to 85°C	SN65C3221	1	1	±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
10 0 10 00 0	SN65C3223	2	2	±15-kV HBM	3.3 or 5	Auto powerdown, enable signal	20-pin SOIC, SSOP, TSSOP
	SN65C3222	2	2	±15-kV HBM	3.3 or 5	Enable, powerdown signal	20-pin SOIC, SSOP, TSSOP
	SN65C3232	2	2	±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
	SN65C3238	5	3	±15-kV HBM	3.3 or 5	Auto powerdown plus	28-pin SOIC, SSOP, TSSOP
	SN65C3243	3	5	±15-kV HBM	3.3 or 5	Auto powerdown	28-pin SOIC, SSOP, TSSOP
	SN75C3221E	1	1	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
	SN75C3232E	2	2	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
	MAX3227C	1	1	±8-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown plus, ready signal	16-pin SSOP
0°C to 70°C	SN75C3221	1	1	±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
	SN75C3223	2	2	±15-kV HBM	3.5 or 5	Auto powerdown, enable signal	20-pin SOIC, SSOP, TSSOP
	SN75C3222	2	2	±15-kV HBM	3.3 or 5	Enable, powerdown signal	20-pin SOIC, SSOP, TSSOP
	SN75C3232	2	2	±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
	SN75C3238	5	3	±15-kV HBM	3.3 or 5	Auto powerdown plus	28-pin SOIC, SSOP, TSSOP
	SN75C3243	3	5	±15-kV HBM	3.3 or 5	Auto powerdown	28-pin SOIC, SSOP, TSSOP



SLLS697-DECEMBER 2005

#### **FUNCTION TABLES**

## EACH DRIVER(1)

INPUT DIN	OUTPUT DOUT
L	Н
Н	L


(1) H = high level, L = low level

## EACH RECEIVER<sup>(1)</sup>

INPUT RIN	OUTPUT ROUT
L	Н
Н	L
Open	Н

(1) H = high level, L = low level, Open = input disconnected or connected driver off

# **LOGIC DIAGRAM (POSITIVE LOGIC)**



# SN65C3232E, SN75C3232E 3-V TO 5.5-V TWO-CHANNEL RS-232 1-MBIT/S LINE DRIVERS/RECEIVERS WITH $\pm$ 15-kV IEC ESD PROTECTION

TEXAS INSTRUMENTS www.ti.com

SLLS697-DECEMBER 2005

# **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range (2)		-0.3	6	V
V+	Positive output supply voltage range <sup>(2)</sup>		-0.3	7	V
V-	Negative output supply voltage range <sup>(2)</sup>		0.3	-7	V
V+ - V-	Supply voltage difference <sup>(2)</sup>			13	V
V <sub>I</sub>	Input voltage range	Drivers	-0.3	6	V
		Receivers	-25	25	V
.,	V <sub>O</sub> Output voltage range	Drivers	-13.2	13.2	V
v <sub>O</sub>		Receivers	-0.3	$V_{CC} + 0.3$	V
		D package		82	
0	Deckage thermal impedance (3)(4)	DB package		46	°C/W
$\theta_{JA}$	Package thermal impedance (3)(4)	DW package		57	-C/VV
		PW package		108	
$T_{J}$	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

# Recommended Operating Conditions<sup>(1)</sup>

				MIN	NOM	MAX	UNIT
	Cumply voltage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	٧
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	V
\/	Driver high-level input voltage	DIN	V <sub>CC</sub> = 3.3 V	2			٧
V <sub>IH</sub>		DIN	$V_{CC} = 5 V$	2.4			V
$V_{IL}$	Driver low-level input voltage		DIN			0.8	٧
	Driver input voltage		DIN	0		5.5	V
VI	Receiver input voltage			-25		25	V
_	Operating free oir temperature		SN65C3232E	-40		85	
IA	Operating free-air temperature		SN75C3232E	0		70	°C

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3  $V \pm 0.3 \ V$ ; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5  $V \pm 0.5 \ V$  (see Figure 4).

# Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	No load,	V <sub>CC</sub> = 3.3 V or 5 V		0.3	1	mA

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3  $V \pm 0.3$  V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5  $V \pm 0.5$  V (see Figure 4).

<sup>(3)</sup> Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

<sup>(2)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .



# SN65C3232E, SN75C3232E 3-V TO 5.5-V TWO-CHANNEL RS-232 1-MBIT/S LINE DRIVERS/RECEIVERS WITH ±15-kV IEC ESD PROTECTION

SLLS697-DECEMBER 2005

#### **DRIVER SECTION**

# Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.5		٧
$V_{OL}$	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	$DIN = V_{CC}$	-5	-5.4		٧
$I_{\text{IH}}$	High-level input current	$V_I = V_{CC}$			±0.01	±1	μΑ
$I_{\rm IL}$	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μΑ
1 (3)	Chart aircuit autaut aurrent	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0 V		±35	±60	mΛ
I <sub>OS</sub> (3)	Short-circuit output current	V <sub>CC</sub> = 5.5 V,	$V_O = 0 V$		±35	±90	mA
ro	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	$V_O = \pm 2 V$	300	10M		Ω

- Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V (see Figure 4) . All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

# Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP <sup>(2)</sup> MA	UNIT
	Maximum data rate	$R_L = 3 k\Omega$ ,	$C_L = 250 \text{ pF}, \qquad V_{CC} = 3 \text{ V to } 4.5 \text{ V}$	1000		kbit/s
	(see Figure 1) One DOUT switching		$C_L = 1000 \text{ pF},  V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$			KDII/S
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L = 150 \text{ pF to } 2500 \text{ pF, } R_L$	= 150 pF to 2500 pF, $R_L$ = 3 kΩ to 7 kΩ, See Figure 2		300	ns
SR(tr)	Slew rate, transition region (see Figure 1)	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C_L = 150$	$_{L}$ = 3 kΩ to 7 kΩ, $C_{L}$ = 150 pF to 1000 pF, $V_{CC}$ = 3.3 V		15	0 V/μs

- Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V (see Figure 4). All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.
- Pulse skew is defined as |t<sub>PLH</sub> t<sub>PHL</sub>| of each channel of the same device.

#### **ESD Protection**

TERM	IINAL	TEST CONDITIONS	TYP	UNIT
NAME	NO.	TEST CONDITIONS	111	UNIT
		НВМ	±15	
DOUT	7, 14	IEC 61000-4-2 Air-Gap Discharge	±15	kV
		IEC 61000-4-2 Contact Discharge	±8	

# SN65C3232E, SN75C3232E 3-V TO 5.5-V TWO-CHANNEL RS-232 1-MBIT/S LINE DRIVERS/RECEIVERS WITH ±15-kV IEC ESD PROTECTION

INSTRUMENTS www.ti.com

SLLS697-DECEMBER 2005

#### RECEIVER SECTION

# Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V	Positive-going input threshold voltage	$V_{CC} = 3.3 \text{ V}$		1.5	2.4	V
V <sub>IT+</sub>		$V_{CC} = 5 V$		1.8	2.4	V
V	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.2		V
$V_{IT-}$		V <sub>CC</sub> = 5 V	0.8	1.5		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )			0.3		V
r <sub>i</sub>	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V (see Figure 4). (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

# Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C 150 pF	300	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	$C_L = 150 \text{ pF}$	300	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>		300	ns

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V (see Figure 4). (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.


#### **ESD Protection**

TERMINAL		TEST CONDITIONS	TYP	UNIT
NAME	NO.	TEST CONDITIONS	117	UNII
		НВМ	±15	
RIN	8, 13	IEC 61000-4-2 Air-Gap Discharge	±15	kV
		IEC 61000-4-2 Contact Discharge	±8	

Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

SLLS697-DECEMBER 2005


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_{O}$  = 50  $\Omega$ , 50% duty cycle,  $t_{f} \le 10$  ns,  $t_{f} \le 10$  ns.


Figure 1. Driver Slew Rate



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_{O}$  = 50  $\Omega$ , 50% duty cycle,  $t_{f} \le 10$  ns,  $t_{f} \le 10$  ns.

Figure 2. Driver Pulse Skew




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \ \Omega$ , 50% duty cycle,  $t_r \le 10 \ ns$ ,  $t_f \le 10 \ ns$ .

Figure 3. Receiver Propagation Delay Times



## **APPLICATION INFORMATION**



## **V<sub>CC</sub> vs CAPACITOR VALUES**

V <sub>CC</sub>	C1	C2, C3, C4
$\begin{array}{c} 3.3 \text{ V} \pm 0.3 \text{ V} \\ 5 \text{ V} \pm 0.5 \text{ V} \\ 3 \text{ V to } 5.5 \text{ V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF

A. C3 can be connected to  $V_{CC}$  or GND.

Figure 4. Typical Operating Circuit and Capacitor Values



# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65C3232ED	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDBG4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232EPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232ED	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDBG4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





27-Sep-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75C3232EDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232EPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



# **PACKAGE OPTION ADDENDUM**

27-Sep-2007

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






w.ti.com 4-Oct-2007


## TAPE AND REEL BOX INFORMATION






_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C3232EDBR	DB	16	SITE 41	330	16	8.2	6.6	2.5	12	16	Q1
SN65C3232EDR	D	16	SITE 41	330	16	6.5	10.3	2.1	8	16	Q1
SN65C3232EDWR	DW	16	SITE 60	330	16	10.75	10.7	2.7	12	16	Q1
SN65C3232EPWR	PW	16	SITE 41	330	12	7.0	5.6	1.6	8	12	Q1
SN75C3232EDBR	DB	16	SITE 41	330	16	8.2	6.6	2.5	12	16	Q1
SN75C3232EDR	D	16	SITE 41	330	16	6.5	10.3	2.1	8	16	Q1
SN75C3232EDWR	DW	16	SITE 60	330	16	10.75	10.7	2.7	12	16	Q1
SN75C3232EPWR	PW	16	SITE 41	330	12	7.0	5.6	1.6	8	12	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
Device	rackage	FIIIS	Site	Length (IIIII)	wiath (mm)	neight (illin)
SN65C3232EDBR	DB	16	SITE 41	346.0	346.0	33.0
SN65C3232EDR	D	16	SITE 41	346.0	346.0	33.0
SN65C3232EDWR	DW	16	SITE 60	346.0	346.0	33.0
SN65C3232EPWR	PW	16	SITE 41	346.0	346.0	29.0
SN75C3232EDBR	DB	16	SITE 41	346.0	346.0	33.0
SN75C3232EDR	D	16	SITE 41	346.0	346.0	33.0
SN75C3232EDWR	DW	16	SITE 60	346.0	346.0	33.0
SN75C3232EPWR	PW	16	SITE 41	346.0	346.0	29.0

# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# DW (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti-rfid.com	Telephony	www.ti.com/telephony
www.ti.com/lpw	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com	amplifier.ti.com  dataconverter.ti.com  dsp.ti.com  interface.ti.com  logic.ti.com  power.ti.com  microcontroller.ti.com  www.ti-rfid.com  www.ti-com/lpw  Audio  Automotive  Broadband  Digital Control  Military  Optical Networking  Security  Telephony  Video & Imaging

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated