

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCEIVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

- Three Differential Transceivers in One Package
- Signaling Rates¹ Up to 30 Mbps
- Low Power and High Speed
- Designed for TIA/EIA-485, TIA/EIA-422, ISO 8482, and ANSI X3.277 (HVD SCSI Fast-20) Applications
- Common-Mode Bus Voltage Range –7 V to 12 V
- ESD Protection on Bus Terminals Exceeds 12 kV
- Driver Output Current up to ± 60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Power-Up, Power-Down Glitch-Free Operation
- Pin-Compatible With the SN75ALS171
- Available in Shrink Small-Outline Package

description


The SN65LBC171 and SN75LBC171 are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. Potential applications include serial or parallel data transmission, cabled peripheral buses with twin axial, ribbon, or twisted-pair cabling. These devices are suitable for FAST-20 SCSI and can transmit or receive data pulses as short as 25 ns, with skew less than 3 ns.

These devices combine three 3-state differential line drivers and three differential input line receivers, all of which operate from a single 5-V power supply.


The driver differential outputs and the receiver differential inputs are connected internally to form three differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These ports feature a wide common-mode voltage range making the device suitable for party-line applications over long cable runs.

The SN75LBC171 is characterized for operation over the temperature range of 0°C to 70°C. The SN65LBC171 is characterized for operation over the temperature range of –40°C to 85°C.

SN65LBC171DB (Marked as BL171)
SN75LBC171DB (Marked as LB171)
SN65LBC171DW (Marked as 65LBC171)
SN75LBC171DW (Marked as 75LBC171)



logic diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

¹The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCIEVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

AVAILABLE OPTIONS†

T _A	PACKAGE	
	PLASTIC SMALL-OUTLINE (JEDEC MS-013)	PLASTIC SHRINK SMALL-OUTLINE (JEDEC MO-150)
0°C to 70°C	SN75LBC171DW	SN75LBC171DB
–40°C to 85°C	SN65LBC171DW	SN65LBC171DB


† Add R suffix for taped and reel

Function Tables

EACH DRIVER					EACH RECEIVER		
INPUT D	ENABLE		OUTPUTS		DIFFERENTIAL INPUT (V _A –V _B)	ENABLE RE	OUTPUT R
	DE	CDE	A	B			
H	H	H	H	L	V _{ID} ≥ 0.2 V	L	H
L	H	H	L	H	–0.2 V < V _{ID} < 0.2 V	L	?
OPEN	H	H	L	H	V _{ID} ≤ –0.2 V	L	L
X	L	X	Z	Z	X	H	Z
X	X	L	Z	Z	OPEN	L	H
X	OPEN	X	Z	Z			
X	X	OPEN	Z	Z			

H = high level, L = low level, X = irrelevant,
Z = high impedance (off), ? = indeterminate

equivalent input and output schematic diagrams



SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCEIVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

absolute maximum ratings[†]

Supply voltage, V_{CC} (see Note 1)	–0.3 V to 6 V
Voltage range at any bus I/O terminal (steady state)	–10 V to 15 V
Voltage input range, A and B, (transient pulse through 100 Ω , see Figure 12)	–30 V to 30 V
Voltage range at any DE, $\overline{RE}$, or CDE terminal	–0.5 V to $V_{CC} + 0.5$ V
Electrostatic discharge: Human body model (A, B, GND) (see Note 2)	12 kV
All pins	5 kV
Charged-device model (all pins) (see Note 3)	1 kV
Continuous total power dissipation	See Power Dissipation Rating Table
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
2. Tested in accordance with JEDEC Standard 22, Test Method A114–A.
3. Tested in accordance with JEDEC Standard 22, Test Method C101.

POWER DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR [‡] ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DB	995 mW	8.0 mW/°C	635 mW	515 mW
DW	1480 mW	11.8 mW/°C	950 mW	770 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus I/O terminal	A, B	−7		12	V
High-level input voltage, V _{IH}	DE, CDE, RE	2		V _{CC}	V
Low-level input voltage, V _{IL}		0		0.8	
Differential input voltage, V _{ID}	A with respect to B	−12		12	V
Output current	Driver	−60		60	mA
	Receiver	−8		8	
Operating free-air temperature, T _A	SN75LBC171	0		70	°C
	SN65LBC171	−40		85	



SN65LBC171, SN75LBC171

TRIPLE DIFFERENTIAL TRANSCEIVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

DRIVER SECTION

electrical characteristics over recommended operating conditions

PARAMETER			TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IK}	Input clamp voltage	D, DE, CDE	I _I = 18 mA		−1.5	−0.7		V
V _O	Open-circuit output voltage (single-ended)		A or B, No load		0		V _{CC}	V
V _{OD(SS)}	Steady-state differential output voltage magnitude [‡]		No load		3.8	4.3	V _{CC}	V
			R _L = 54 Ω, See Figure 1		1	1.6	2.4	V
			With common-mode loading, See Figure 2		1	1.6	2.4	V
ΔV _{OD}	Change in differential output voltage magnitude, V _{OD(H)} − V _{OD(L)}		R _L = 54 Ω, C _L = 50 pF	See Figure 1	−0.2		0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage				2	2.4	2.8	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage (V _{OC(H)} − V _{OC(L)})				−0.2		0.2	V
I _I	Input current		D, DE, CDE		−100		100	μA
I _O	Output current with power off		V _{CC} = 0 V, V _O = −7 V to 12 V		−700		900	μA
I _{OS}	Short-circuit output current		V _O = −7 V to 12 V, See Figure 7		−250		250	mA
I _{CC}	Supply current (driver enabled)		D at 0 V or V _{CC} , CDE, DE, $\overline{RE}$ at V _{CC} , No load			14	20	mA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

[‡] The minimum V_{OD} may not fully comply with TIA/EIA-485-A at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal-transmission distance.

switching characteristics over recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Differential output propagation delay, low-to-high	R _L = 54 Ω, C _L = 50 pF, See Figure 3	4	8.5	12	ns
t _{PHL}	Differential output propagation delay, high-to-low		4	8.5	11	
t _r	Differential output rise time		3	7.5	11	
t _f	Differential output fall time		3	7.5	11	
t _{sk(p)}	Pulse skew (t _{PLH} - t _{PHL})				2	
t _{sk(o)}	Output skew [§]				1.5	
t _{sk(pp)}	Part-to-part skew [¶]				2	
t _{PLH}	Differential output propagation delay, low-to-high	See Figure 4, (HVD SCSI double-terminated load)	3	7	10	ns
t _{PHL}	Differential output propagation delay, high-to-low		3	7.5	10	
t _r	Differential output rise time		3	7.5	12	
t _f	Differential output fall time		3	7.5	12	
t _{sk(p)}	Pulse skew (t _{PLH} - t _{PHL})				3	
t _{sk(o)}	Output skew [§]				1.5	
t _{sk(pp)}	Part-to-part skew [¶]				2.5	
t _{PZH}	Output enable time to high level	See Figure 5		15	25	ns
t _{PHZ}	Output disable time from high level			18	25	
t _{PZL}	Output enable time to low level	See Figure 6		10	25	ns
t _{PLZ}	Output disable time from low level			17	25	

[§] Output skew (t_{sk(o)}) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.

[¶] Part-to-part skew (t_{sk(pp)}) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.



RECEIVER SECTION

electrical characteristics over recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold			0.2		V
V _{IT-}	Negative-going differential input voltage threshold		-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})			40		mV
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = -8 mA, see Figure 10	4	4.7	V _{CC}	V
V _{OL}	Low-level output voltage	V _{ID} = -200 mV, I _{OL} = -8 mA, see Figure 10	0	0.2	0.4	V
I _I	Line input current	Other input = 0 V			0.9	mA
		V _I = 12 V				
		V _I = -7 V	-0.7			mA
I _I	Input current	$\overline{\text{RE}}$	-100		100	μA
R _I	Input resistance	A, B	12			kΩ
I _{CC}	Supply current (receiver enabled)	A, B, D open, $\overline{\text{RE}}$, DE, and CDE at 0 V			16	mA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

switching characteristics over recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	V _{ID} = -3 V to 3 V, See Figure 9	7		16	ns
t _{PHL}	Propagation delay time, high-to-low level output		7		16	ns
t _r	Receiver output rise time			1.3	3	ns
t _f	Receiver output fall time			1.3	3	ns
t _{PZH}	Receiver output enable time to high level	See Figure 10		26	40	ns
t _{PHZ}	Receiver output disable time from high level				40	
t _{PZL}	Receiver output enable time to low level	See Figure 11		29	40	ns
t _{PLZ}	Receiver output enable time to high level				40	
t _{sk(p)}	Pulse skew (t _{PLH} - t _{PHL})				2	ns
t _{sk(o)}	Output skew [‡]				1.5	ns
t _{sk(pp)}	Part-to-part skew [§]				3	ns


[‡] Output skew (t_{sk(o)}) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.

[§] Part-to-part skew (t_{sk(pp)}) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCIEVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

PARAMETER MEASUREMENT INFORMATION



† Includes probe and jig capacitance

Figure 1. Driver Test Circuit, V_{OD} and V_{OC} Without Common-Mode Loading





Figure 2. Driver Test Circuit, V_{OD} With Common-Mode Loading



† PRR = 1 MHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$

‡ Includes Probe and Jig Capacitance




Figure 3. Driver Switching Test Circuit and Waveforms, 485-Loading

PARAMETER MEASUREMENT INFORMATION




Figure 4. Driver Switching Test Circuit and Waveforms, HVD SCSI-Loading (double terminated)






Figure 5. Driver Enable/Disable Test, High Output

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCIEVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

PARAMETER MEASUREMENT INFORMATION



† 0 V if testing A output, 3 V if testing B output

‡ PRR = 1 MHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$

§ Includes Probe and Jig Capacitance




Figure 6. Driver Enable/Disable Test, Low Output




Figure 7. Driver Short-Circuit Test





Figure 8. Receiver DC Parameters



† PRR = 1 MHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$

‡ Includes Probe and Jig Capacitance








Figure 9. Receiver Switching Test Circuit and Waveforms

PARAMETER MEASUREMENT INFORMATION



† PRR = 1 MHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$
‡ Includes Probe and Jig Capacitance

Figure 10. Receiver Enable/Disable Test, High Output



† PRR = 1 MHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$
‡ Includes Probe and Jig Capacitance

Figure 11. Receiver Enable/Disable Test, Low Output





Figure 12. Test Circuit and Waveform, Transient Over Voltage Test

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCEIVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

TYPICAL CHARACTERISTICS




Figure 13




Figure 14




Figure 15




Figure 16

TYPICAL CHARACTERISTICS




Figure 17




Figure 18




Figure 19. Circuit Diagram for Signaling Characteristics

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCEIVERS

SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

TYPICAL CHARACTERISTICS




Figure 20. Signal Waveforms at 30 Mbps




Figure 21. Eye Patterns, Pseudorandom Data at 30 Mbps

TYPICAL CHARACTERISTICS




Figure 22. Signal Waveforms at 50 Mbps




Figure 23. Eye Patterns, Pseudorandom Data at 50 Mbps

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCEIVERS


SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

SN65LBC171, SN75LBC171 TRIPLE DIFFERENTIAL TRANSCEIVERS


SLLS460A – NOVEMBER 2000 – REVISED FEBRUARY 2001

MECHANICAL DATA

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LBC171DB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC171DBR	ACTIVE	SSOP	DB	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC171DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC171DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC171DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC171DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC171DB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC171DBR	ACTIVE	SSOP	DB	20	2500	TBD	Call TI	Call TI
SN75LBC171DBRG4	ACTIVE	SSOP	DB	20	2500	TBD	Call TI	Call TI
SN75LBC171DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC171DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC171DWR	ACTIVE	SOIC	DW	20	2500	TBD	Call TI	Call TI
SN75LBC171DWRG4	ACTIVE	SOIC	DW	20	2500	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated