SLLS513A - AUGUST 2001 - REVISED MARCH 2004

- Single-Chip and Single-Supply Interface for Two IBM™ PC/AT Serial Ports
- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operate With 3-V to 5.5-V V<sub>CC</sub> Supply
- Always-Active Noninverting Receiver **Output (ROUT2) Per Port**
- Operate Up To 250 kbit/s
- Low Standby Current . . . 1 µA Typical
- External Capacitors . . .  $4 \times 0.22 \mu F$
- Accept 5-V Logic Input With 3.3-V Supply
- Allow for Flexible Power Down of Either **Serial Port**
- **Serial-Mouse Driveability**
- **RS-232 Bus-Pin ESD Protection Exceeds** ±15 kV Using Human-Body Model (HBM)
- **Applications** 
  - Battery-Powered Systems, Notebooks, Laptops, Palmtop PCs, and Hand-Held **Equipment**

## description/ordering information

The SN65C23243 and SN75C23243 consist of two ports, each containing three line drivers and five line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port

RIN5A 48 ROUT5A 47 NOUT4A RIN4A II 2 RIN3A [] 3 46 ROUT3A RIN2A 4 45 ∏ ROUT2A RIN1A [15 44 ROUT1A INVA 6 43 ROUT2A DOUT3A  $\Pi_7$ 42 **∏** DIN3A 41 DIN2A DOUT2A 8 DOUT1A [] 9 40 DIN1A FORCEOFFA 1 10 39 T FORCEON 38 N-C2-37 N+ C2+ **∏** 12 GND II 13 36 ∏ C1+ 35 C1-14 Vcc 4 FORCEOFFB [] 15 34 GND DOUT1B 16 33 **∏** DIN1B DOUT2B 1 17 32 DIN2B DOUT3B [] 18 31 DIN3B **INVB 1** 19 30 ROUT2B RIN1B [] 20 29 NOUT1B RIN2B [] 21 28 ROUT2B RIN3B **1**22 27 NOUT3B RIN4B [] 23 26 NOUT4B RIN5B **1**24 25 ∏ ROUT5B

DGG OR DL PACKAGE (TOP VIEW)

connection pins, including GND). These devices meet the requirements of TIA/EIA-232-F and provide the electrical interface between an asynchronous communication controller and the serial-port connector. This combination of drivers and receivers matches that needed for two typical serial ports used in an IBM PC/AT, or compatible. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, these devices include an always-active noninverting output (ROUT2) per port, which allows applications using the ring indicator to transmit data while the devices are powered down. The devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew-rate.

#### ORDERING INFORMATION

TA	PACKAG	PACKAGE <sup>†</sup>		TOP-SIDE MARKING
	0000 (DL)	Tube of 25	SN75C23243DL	75000040
−0°C to 70°C	SSOP (DL)	Reel of 1000	SN75C23243DLR	75C23243
	TSSOP (DGG)	Reel of 2000	SN75C23243DGGR	75C23243
	0000 (DL)	Tube of 25	SN65C23243DL	05000040
–40°C to 85°C	SSOP (DL)	Reel of 1000	SN65C23243DLR	65C23243
	TSSOP (DGG)	Reel of 2000	SN65C23243DGGR	65C23243

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IBM is a trademark of International Business Machines Corporation.



SLLS513A - AUGUST 2001 - REVISED MARCH 2004

## description/ordering information (continued)

Flexible control options for power management are available when either or both serial ports are inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs of its respective port are disabled. If FORCEOFF is set low, both drivers and receivers (except ROUT2) are shut off, and the supply current is reduced to 1 µA. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high and should be done when driving a serial mouse. With auto-powerdown enabled, the RS-232 port is activated automatically when a valid signal is applied to any respective receiver input. The INV output is used to notify the user if an RS-232 signal is present at any receiver input. INV is high (valid data) if any receiver input voltage is greater than 2.7 V or less than –2.7 V or has been between -0.3 V and 0.3 V for less than 30 μs. INV is low (invalid data) if all receiver input voltages are between –0.3 V and 0.3 V for more than 30 μs. Refer to Figure 5 for receiver input levels.

#### **Function Tables**

#### **EACH DRIVER** (each port)

		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Χ	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
Н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature

H = high level, L = low level, X = irrelevant, Z = high impedance


#### **EACH RECEIVER** (each port)

			` '	•		
	INPUTS			OUTP	UTS	
RIN2	RIN1, RIN3–RIN5	FORCEOFF	VALID RIN RS-232 LEVEL	ROUT2	ROUT	RECEIVER STATUS
L	Χ	L	Х	L	Z	Powered off while
Н	Χ	L	X	Н	Z	ROUT2 is active
L	L	Н	Yes	L	Н	
L	Н	Н	Yes	L	L	Normal operation with
Н	L	Н	Yes	Н	Н	auto-powerdown
Н	Н	Н	Yes	Н	L	disabled/enabled
Open	Open	Н	No	L	Н	

H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off




## logic diagram (positive logic)



## timing

Figure 1 shows how the two independent serial ports can be enabled or disabled. As shown by the logic states, depending on the FORCEOFF, FORCEON, and receiver input levels, either port can be powered down. Intermediate receiver input levels indicate a 0-V input. Also, it is assumed a pulldown resistor to ground is used for the receiver outputs. The INV pin goes low when its respective receiver input does not supply a valid RS-232 level. For simplicity, voltage levels, timing differences, and input/output edge rates are not shown.



NOTES: A. Ports A and B manually powered off

- B. Port A manually powered off, port B in normal operation with auto-powerdown enabled
- C. Port B powered off by auto-powerdown, port A in normal operation with auto-powerdown enabled
- D. Port A in normal operation with auto-powerdown disabled, port B manually powered off
- E. Ports A and B in normal operation with auto-powerdown disabled

Figure 1. Timing Diagram



SLLS513A - AUGUST 2001 - REVISED MARCH 2004

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.3 V to 6 V
Positive output supply voltage range, V+ (see Note 1)	0.3 V to 7 V
Negative output supply voltage, V– (see Note 1)	0.3 V to –7 V
Supply voltage difference, V+ – V– (see Note 1)	13 V
Input voltage range, V <sub>I</sub> : Driver (FORCEOFF, FORCEON)	0.3 V to 6 V
Receiver	–25 V to 25 V
Output voltage range, VO: Driver	13.2 V to 13.2 V
Receiver (INV)	0.3 V to V <sub>CC</sub> + 0.3 V
Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): DGG package	70°C/W
DL package	63°C/W
Operating virtual junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to network GND.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4 and Figure 7)

			MIN	NOM	MAX	UNIT
Ownerhouseltene		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	
Supply voltage		V <sub>CC</sub> = 5 V	4.5	5	5.5	V
Deliver and a set of high level insert value of	DIN FORCES FORCES	V <sub>CC</sub> = 3.3 V	2			
river and control high-level input voltage, V <sub>IH</sub> DIN, FORCEOFF, FORCEON		V <sub>C</sub> C = 5 V	2.4			V
Driver and control low-level input voltage, V <sub>IL</sub>	DIN, FORCEOFF, FORCEON				8.0	V
Driver and control input voltage, V <sub>I</sub>	DIN, FORCEOFF, FORCEON		0		5.5	V
Receiver input voltage, V <sub>I</sub>	RIN		-25		25	V
		SN75C23243	0		70	00
Operating free-air temperature, T <sub>A</sub>		SN65C23243	-40		85	°C

NOTE 4: Test conditions are C1–C4 = 0.22  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 7)

	PARAME	TER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
П	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown disabled	No load, FORCEOFF and FORCEON at V <sub>CC</sub>		0.6	2	mA
Icc	Supply current	Powered off	No load, FORCEOFF at GND		1	20	
100	(T <sub>A</sub> = 25°C)	Auto-powerdown enabled	No load, FORCEOFF at V <sub>CC</sub> , FORCEON at GND, All RIN are open or grounded		1	20	μΑ

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

NOTE 4: Test conditions are C1–C4 = 0.22  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.



#### **DRIVER SECTION**

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 7)

	PARAMETER	TE	ST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	All DOUT at R <sub>L</sub> = 3 k $\Omega$ to GND		5	5.4		V
VOL	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	All DOUT at R <sub>L</sub> = $3 \text{ k}\Omega$ to GND		-5	-5.4		V
VO	Output voltage (mouse driveability)	$DIN1 = DIN2 = GND$ , $DIN3 = V_{CC}$ , -kΩ to GND at DOUT3, DOUT1 = DOUT2 = -2.5 mA		±5			V	
lіН	High-level input current	$V_I = V_{CC}$				±0.01	±1	μΑ
Ι <sub>Ι</sub> Γ	Low-level input current	V <sub>I</sub> at GND				±0.01	±1	μΑ
		VCC = 3.6 V,	VO = 0 V					
los	Short-circuit output current‡	V <sub>CC</sub> = 5.5 V,	VO = 0 V			±35	±60	mA
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	V <sub>O</sub> = ±2 V		300	10M		Ω
	Output lackage current	FORCEOFF = GND	$V_0 = \pm 12 V$ ,	$V_{CC} = 3 V \text{ to } 3.6 V$			±25	^
loff	Output leakage current	FURGEOFF = GND	$V_0 = \pm 10 \text{ V},$	V <sub>CC</sub> = 4.5 V to 5.5 V			±25	μΑ

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 7)

	PARAMETER	TEST CONDITIONS			TYP†	MAX	UNIT
	Maximum data rate	C <sub>L</sub> = 1000 pF, One DOUT switching,	$R_L = 3 k\Omega$ , See Figure 1	250			kbit/s
t <sub>sk(p)</sub>	Pulse skew§	C <sub>L</sub> = 150 pF to 2500 pF	R <sub>L</sub> = 3 kΩ to 7 kΩ, See Figure 2		100		ns
SR(tr)	Slew rate, transition region	V <sub>CC</sub> = 3.3 V,	C <sub>L</sub> = 150 pF to 1000 pF	6		30	V/µs
SK(II)	(see Figure 1)	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	C <sub>L</sub> = 150 pF to 2500 pF	4		30	ν/μδ

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

§ Pulse skew is defined as  $|tp_{LH} - tp_{HL}|$  of each channel of the same device. NOTE 4: Test conditions are C1–C4 = 0.22  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.



<sup>\$\</sup>frac{1}{2}\$ Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

NOTE 4: Test conditions are C1–C4 = 0.22  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

#### RECEIVER SECTION

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 7)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V <sub>CC</sub> – 0.6 V	V <sub>CC</sub> – 0.1 V		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
.,	Design and an impact through additions	V <sub>CC</sub> = 3.3 V		1.6	2.4	.,
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 5 V		1.9	2.4	V
,,		V <sub>CC</sub> = 3.3 V	0.6	1.1		.,
$V_{IT-}$	Negative-going input threshold voltage	V <sub>CC</sub> = 5 V	0.8	1.4		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.5		V
l <sub>off</sub>	Output leakage current (except ROUT2B)	FORCEOFF = 0 V		±0.05	±10	μΑ
rį	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.22  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 7)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	C 450 p5 Coo 5imum 4		150		ns
tPHL	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, See Figure 4		150		ns
t <sub>en</sub>	Output enable time	0 450 5 0 0 0 0 5 5 5 5		200		ns
t <sub>dis</sub>	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{See Figure 5}$		200		ns
tsk(p)	Pulse skew <sup>‡</sup>	See Figure 4		50		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

‡ Pulse skew is defined as  $|tp_{LH} - tp_{HL}|$  of each channel of the same device. NOTE 4: Test conditions are C1–C4 = 0.22  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.

#### **AUTO-POWERDOWN SECTION**

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>T+(valid)</sub>	Receiver input threshold for INV high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>		2.7	V
V <sub>T</sub> –(valid)	Receiver input threshold for INV high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-2.7		V
V <sub>T</sub> (invalid)	Receiver input threshold for INV low-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-0.3	0.3	V
VOH	INV high-level output voltage	I <sub>OH</sub> = -1 mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>	V <sub>CC</sub> - 0.6		V
V <sub>OL</sub>	INV low-level output voltage	I <sub>OL</sub> = 1.6 mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>		0.4	V


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER MIN TYPT MAX				UNIT
<sup>t</sup> valid	Propagation delay time, low- to high-level output		1		μs
tinvalid	Propagation delay time, high- to low-level output		30		μs
ten	Supply enable time		100		μs

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.




## PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_{O}$  = 50  $\Omega$ , 50% duty cycle,  $t_{r} \le 10$  ns,  $t_{f} \le 10$  ns.


Figure 2. Driver Slew Rate



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_Q = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns.  $t_f \le 10$  ns.

Figure 3. Driver Pulse Skew




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , 50% duty cycle,  $t_r \le 10 \ ns$ ,  $t_f \le 10 \ ns$ .

Figure 4. Receiver Propagation Delay Times



## PARAMETER MEASUREMENT INFORMATION





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.
- C. tpLz and tpHz are the same as tdis.
- D. tpZL and tpZH are the same as ten.

Figure 5. Receiver Enable and Disable Times

#### PARAMETER MEASUREMENT INFORMATION








 $^{\dagger}$  Auto-powerdown disables drivers and reduces supply current to 1  $\mu A.$ 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_\Gamma \le 10$  ns.  $t_f \le 10$  ns.

Figure 6. INV Propagation Delay Times and Supply Enabling Time

## **APPLICATION INFORMATION**



 $\ensuremath{^{\dagger}}\xspace \text{C3}$  can be connected to  $\ensuremath{\text{V}_{CC}}\xspace$  or GND.

NOTES: A. Resistor values shown are nominal.

B. Numbers in parentheses are for B section.

V<sub>CC</sub> vs CAPACITOR VALUES

vcc	C1	C2, C3, and C4		
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$	0.22 μF 0.047 μF 0.22 μF	0.22 μF 0.33 μF 1 μF		

Figure 7. Typical Operating Circuit and Capacitor Values







w.ti.com 6-Dec-2006

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65C23243DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C23243DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C23243DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C23243DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C23243DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C23243DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C23243DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C23243DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C23243DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C23243DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C23243DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C23243DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

6-Dec-2006

In no event shall TI's liabil	lity arising out of such inform	nation exceed the total n	urchase price of the TL	part(s) at issue in this o	document sold by T
to Customer on an annual	lity arising out of such inform I basis.	lation exceed the total p	urchase price of the 11 p	zant(s) at issue in tilis t	occument sold by T

## DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated