

# CY62168DV30 MoBL<sup>®</sup>

# 16-Mbit (2M x 8) MoBL<sup>®</sup> Static RAM

#### Features

- Very high speed
  - 55 ns
- Wide voltage range
  - 2.2V 3.6V
- Ultra-low active power
  - Typical active current: 2 mA @ f = 1 MHz
  - Typical active current: 15 mA @f = f<sub>Max</sub> (55 ns Speed)
- Ultra-low standby power
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Available in Pb-free and non Pb-free 48-ball VFBGA
   package

## Functional Description<sup>[1]</sup>


The CY62168DV30 is a high-performance CMOS static RAMs organized as 2048Kbit words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly

reduces power consumption. The device can be put into standby mode reducing power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected Chip Enable 1 ( $\overline{CE}_1$ ) HIGH or Chip Enable 2 ( $\overline{CE}_2$ ) LOW. The input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when: deselected Chip Enable 1 ( $\overline{CE}_1$ ) HIGH or Chip Enable 2 ( $\overline{CE}_2$ ) LOW, outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\underline{Chip}$  Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 (CE<sub>2</sub>) HIGH and Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins(A<sub>0</sub> through A<sub>20</sub>).

Reading from the device is accomplished by taking Chip Enable 1 ( $CE_1$ ) and Output Enable (OE) LOW and Chip Enable 2 ( $CE_2$ ) HIGH while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is des<u>elected</u> ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH), the <u>outputs</u> are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH and WE LOW). See the truth table for a complete description of read and write modes.




Note:

1. For best-practice recommendations, please refer to the Cypress application note entitled System Design Guidelines, available at http://www.cypress.com.







#### **Product Portfolio**

|               |      |                            |      |               | Power Dissipation              |      |                            |      | n                             |      |
|---------------|------|----------------------------|------|---------------|--------------------------------|------|----------------------------|------|-------------------------------|------|
|               |      |                            |      |               | Operating I <sub>CC</sub> (mA) |      |                            |      |                               |      |
|               | ٧c   | <sub>;C</sub> Range (      | V)   | Speed         | f = 1 MHz                      |      | f = f <sub>Max</sub>       |      | Standby I <sub>SB2</sub> (µA) |      |
| Product       | Min. | <b>Typ.</b> <sup>[3]</sup> | Max. | Speed<br>(ns) | <b>Typ.</b> <sup>[3]</sup>     | Max. | <b>Typ.</b> <sup>[3]</sup> | Max. | <b>Typ.</b> <sup>[3]</sup>    | Max. |
| CY62168DV30LL | 2.2  | 3.0                        | 3.6  | 55            | 2                              | 4    | 15                         | 30   | 2.5                           | 22   |

#### Notes:

2. DNU pins have to be left floating or tied to  $V_{SS}$  to ensure proper operation. 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .



# CY62168DV30 MoBL®

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature   | –65°C to +150°C                      |
|---|--------------------------------------|
| Ambient Temperature with<br>Power Applied                       | –55°C to +125°C                      |
| Supply Voltage to Ground Potential                              | -0.3V to $V_{CC(max)}$ + 0.3V        |
| DC Voltage Applied to Outputs in High-Z State <sup>[4, 5]</sup> | -0.3V to V <sub>CC(max)</sub> + 0.3V |

| DC Input Voltage <sup>[4, 5]</sup>                         | –0.3V to V <sub>CC(max)</sub> + 0.3V |
|--|--------------------------------------|
| Output Current into Outputs (LOV                           | V) 20 mA                             |
| Static Discharge Voltage<br>(per MIL-STD-883, Method 3015) | > 2001V                              |
| Latch-up Current   | > 200 mA                             |

## **Operating Range**

| Range      | Ambient<br>Temperature (T <sub>A</sub> ) <sup>[6]</sup> | <b>V<sub>CC</sub></b> <sup>[7]</sup> |
|------------|---|--------------------------------------|
| Industrial | –40°C to +85°C  | 2.2V – 3.6V                          |

## DC Electrical Characteristics (Over the Operating Range)

|                  |  |  |  | C    | Y62168D                    | V30-55                |      |
|------------------|--|--|--|------|----------------------------|-----------------------|------|
| Parameter        | Description                                      | Test Conditions  |  |      | <b>Typ.</b> <sup>[3]</sup> | Max.                  | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage                              | $2.2V \le V_{CC} \le 2.7V$   | I <sub>OH</sub> = -0.1 mA                  | 2.0  |                            |                       | V    |
|                  |  | 2.7V ≤ V <sub>CC</sub> ≤ 3.6V  | I <sub>OH</sub> = -1.0 mA                  | 2.4  |                            |                       |      |
| V <sub>OL</sub>  | Output LOW Voltage                               | $2.2V \le V_{CC} \le 2.7V$   | I <sub>OL</sub> = 0.1 mA                   |      |                            | 0.4                   | V    |
|                  |  | 2.7V <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6V  | I <sub>OL</sub> = 2.1 mA                   |      |                            | 0.4                   |      |
| V <sub>IH</sub>  | Input HIGH Voltage                               | $2.2V \le V_{CC} \le 2.7V$   |  | 1.8  |                            | V <sub>CC</sub> + 0.3 | V    |
|                  |  | $2.7V \le V_{CC} \le 3.6V$   |  |      |                            | V <sub>CC</sub> + 0.3 |      |
| V <sub>IL</sub>  | Input LOW Voltage                                | $2.2V \le V_{CC} \le 2.7V$   |  | -0.3 |                            | 0.6                   | V    |
|                  |  | $2.7V \le V_{CC} \le 3.6V$   |  |      |                            | 0.8                   |      |
| I <sub>IX</sub>  | Input Leakage Current                            | $GND \le V_I \le V_{CC}$   |  | -1   |                            | +1                    | μΑ   |
| I <sub>OZ</sub>  | Output Leakage Current                           | $GND \le V_O \le V_{CC}$ , Outpu   | $GND \le V_O \le V_{CC}$ , Output disabled |      |                            | +1                    | μA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current         | $f = f_{Max} = 1/t_{RC}$   | $V_{\rm CC} = 3.6V,$                       |      | 15                         | 30                    | mA   |
|                  |  | f = 1 MHz  | I <sub>OUT</sub> = 0 mA,<br>CMOS level     |      | 2                          | 4                     |      |
| I <sub>SB1</sub> | Automatic CE Power-down<br>Current — CMOS Inputs | $\label{eq:central_constraints} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2V, \ CE_2 \leq 0.2V, \\ V_{IN} &\geq V_{CC} - 0.2V, \ V_{IN} \leq 0.2V, \\ f &= f_{Max} \ (Address \ and \ Data \ Only), \\ f &= 0 \ (\overline{OE}, \ \overline{WE}) \end{split}$ |  |      | 2.5                        | 22                    | μΑ   |
| I <sub>SB2</sub> | Automatic CE Power-down<br>Current— CMOS Inputs  | $\label{eq:constraint} \begin{array}{ c c } \hline \hline$  | ≤ 0.2V,<br>↓ ≤ 0.2V,                       |      | 2.5                        | 22                    | μA   |

# Capacitance<sup>[8]</sup>

| Parameter        | Description        | Test Conditions  | Max. | Unit |
|------------------|--------------------|--|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25^{\circ}C$ , f = 1 MHz, $V_{CC} = V_{CC(typ.)}$ | 8    | pF   |
| C <sub>OUT</sub> | Output Capacitance |  | 10   | pF   |

#### Notes:


<sup>4.</sup> V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
5. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
6. T<sub>A</sub> is the "Instant-On" case temperature.
7. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 100 μs wait time after V<sub>CC</sub> stabilization.
8. Tested initially and after any design or process changes that may affect these parameters.




### Thermal Resistance<sup>[8]</sup>

| Parameter       | Description                                 | Test Conditions   | VFBGA | Unit |
|-----------------|---|---|-------|------|
| $\Theta_{JA}$   | Thermal Resistance<br>(Junction to Ambient) | Still Air, soldered on a 3 x 4.5 inch,<br>2-layer printed circuit board | 55    | °C/W |
| Θ <sub>JC</sub> | Thermal Resistance<br>(Junction to Case)    |   | 16    | °C/W |

#### **AC Test Loads and Waveforms**






OUTPUT VTH

| Parameters      | 2.5V  | 3.0V | Unit |
|-----------------|-------|------|------|
| R1              | 16600 | 1103 | Ω    |
| R2              | 15400 | 1554 | Ω    |
| R <sub>TH</sub> | 8000  | 645  | Ω    |
| V <sub>TH</sub> | 1.2   | 1.75 | V    |

#### Data Retention Characteristics (Over the Operating Range)

| Parameter                       | Description                             | Conditions   | Min.            | <b>Typ.</b> <sup>[3]</sup> | Max. | Unit |
|---------------------------------|---|--|-----------------|----------------------------|------|------|
| V <sub>DR</sub>                 | V <sub>CC</sub> for Data Retention      |  | 1.5             |                            | 3.6  | V    |
| I <sub>CCDR</sub>               | Data Retention Current                  | $\begin{split} & V_{CC} = 1.5V \\ & \overline{CE}_1 \geq V_{CC} - 0.2V \text{ or } CE_2 \leq & 0.2V \\ & V_{IN} \geq V_{CC} - & 0.2V \text{ or } V_{IN} \leq & 0.2V \end{split}$ |                 |                            | 10   | μΑ   |
| t <sub>CDR</sub> <sup>[8]</sup> | Chip Deselect to Data<br>Retention Time |  | 0               |                            |      | ns   |
| t <sub>R</sub> <sup>[9]</sup>   | Operation Recovery<br>Time              |  | t <sub>RC</sub> |                            |      | ns   |

#### **Data Retention Waveform**



#### Note:

9. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub>  $\geq$  100 µs or stable at V<sub>CC(min.)</sub>  $\geq$  100 µs.



## Switching Characteristics Over the Operating Range <sup>[10]</sup>

|                             |   | 55   | ns   |      |
|-----------------------------|---|------|------|------|
| Parameter                   | Description   | Min. | Max. | Unit |
| Read Cycle                  |   |      |      |      |
| t <sub>RC</sub>             | Read Cycle Time   | 55   |      | ns   |
| t <sub>AA</sub>             | Address to Data Valid                                       |      | 55   | ns   |
| t <sub>OHA</sub>            | Data Hold from Address Change                               | 10   |      | ns   |
| t <sub>ACE</sub>            | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Data Valid         |      | 55   | ns   |
| t <sub>DOE</sub>            | OE LOW to Data Valid  |      | 25   | ns   |
| t <sub>LZOE</sub>           | OE LOW to Low Z <sup>[11]</sup>                             | 5    |      | ns   |
| t <sub>HZOE</sub>           | OE HIGH to High Z <sup>[11, 12]</sup>                       |      | 20   | ns   |
| t <sub>LZCE</sub>           | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Low $Z^{[11]}$     | 10   |      | ns   |
| t <sub>HZCE</sub>           | $\overline{CE}_1$ HIGH or $CE_2$ LOW to High $Z^{[11, 12]}$ |      | 20   | ns   |
| t <sub>PU</sub>             | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Power-Up           | 0    |      | ns   |
| t <sub>PD</sub>             | $\overline{CE}_1$ HIGH or $CE_2$ LOW to Power-Down          |      | 55   | ns   |
| Write Cycle <sup>[13]</sup> |   |      |      |      |
| t <sub>WC</sub>             | Write Cycle Time  | 55   |      | ns   |
| t <sub>SCE</sub>            | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Write End          | 40   |      | ns   |
| t <sub>AW</sub>             | Address Set-Up to Write End                                 | 40   |      | ns   |
| t <sub>HA</sub>             | Address Hold from Write End                                 | 0    |      | ns   |
| t <sub>SA</sub>             | Address Set-Up to Write Start                               | 0    |      | ns   |
| t <sub>PWE</sub>            | WE Pulse Width  | 40   |      | ns   |
| t <sub>SD</sub>             | Data Set-Up to Write End                                    | 25   |      | ns   |
| t <sub>HD</sub>             | Data Hold from Write End                                    | 0    |      | ns   |
| t <sub>HZWE</sub>           | WE LOW to High Z <sup>[11, 12]</sup>                        |      | 20   | ns   |
| t <sub>LZWE</sub>           | WE HIGH to Low Z <sup>[11]</sup>                            | 10   |      | ns   |


Notes:

<sup>Notes:
10. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns or less (1V/ns), timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
13. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.</sup> 



#### Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>




#### Notes:

- 14. <u>Dev</u>ice is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.
- 17. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 18. If  $\overline{OE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high-impedance state. 19. During this period, the I/Os are in output state and input signals should not be applied.




#### Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled)<sup>[13, 17, 18]</sup>



# Write Cycle No. 3 ( $\overline{WE}$ Controlled, $\overline{OE}$ LOW)<sup>[19]</sup>



### **Truth Table**

| CE <sub>1</sub> | CE <sub>2</sub> | WE | OE | Inputs/Outputs                                 | Mode                | Power                      |
|-----------------|-----------------|----|----|--|---------------------|----------------------------|
| Н               | Х               | Х  | Х  | High Z   | Deselect/Power-down | Standby (I <sub>SB</sub> ) |
| Х               | L               | х  | Х  | High Z   | Deselect/Power-down | Standby (I <sub>SB</sub> ) |
| L               | н               | Н  | L  | Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ) | Read                | Active (I <sub>CC</sub> )  |
| L               | н               | L  | Х  | Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )  | Write               | Active (I <sub>CC</sub> )  |
| L               | н               | Н  | Н  | High Z   | Output Disabled     | Active (I <sub>CC</sub> )  |




### **Ordering Information**

| Speed<br>(ns) | Ordering Code Package Diagram |          | Package Type                                      | Operating<br>Range |
|---------------|-------------------------------|----------|---|--------------------|
| 55            | CY62168DV30LL-55BVI           | 51-85178 | 48-ball Fine Pitch BGA (8 x 9.5 x 1 mm)           | Industrial         |
|               | CY62168DV30LL-55BVXI          |          | 48-ball Fine Pitch BGA (8 x 9.5 x 1 mm) (Pb-free) |                    |

Please contact your local Cypress sales representative for availability of these parts

### Package Diagram

| 48-ball VFBGA | (8 x 9.5 x 1 | mm) (51-85178 | 3) |
|---------------|--------------|---------------|----|
|---------------|--------------|---------------|----|



51-85178-\*\*

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.

#### Document #: 38-05329 Rev. \*F

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

| REV. | ECN NO. | lssue<br>Date | Orig. of<br>Change | Description of Change   |  |
|------|---------|---------------|--------------------|---|--|
| **   | 118409  | 09/30/02      | GUG                | New Data Sheet  |  |
| *A   | 123693  | 02/05/03      | DPM                | Changed Advance Information to Preliminary<br>Added package diagram   |  |
| *В   | 126556  | 04/24/03      | DPM                | Minor change: Change sunset owner from DPM to HRT   |  |
| *C   | 132869  | 01/15/04      | XRJ                | Changed Preliminary to Final  |  |
| *D   | 272589  | See ECN       | PCI                | Updated Final data sheet and added Pb-free package.   |  |
| *E   | 335864  | See ECN       | PCI                | Removed redundant packages from Ordering Information Table<br>Added Address A <sub>20</sub> to ball G2 in the Pin Configuration   |  |
| *F   | 492895  | See ECN       | VKN                | Changed address of Cypress Semiconductor Corporation on Page# 1 from<br>"3901 North First Street" to "198 Champion Court"<br>Removed 70 ns speed bin<br>Removed L power bin from product offering<br>Updated Ordering Information Table |  |