
#### **FEATURES**

- Available in the Texas Instruments
   NanoFree<sup>™</sup> Package
- Low Standby Current Consumption of 1 μA Max
- I<sup>2</sup>C to Parallel Port Expander
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/O Ports
- 400-kHz Fast I<sup>2</sup>C Bus
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset

- No Glitch on Power Up
- Power-Up With All Channels Configured as Inputs
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

## **DESCRIPTION/ORDERING INFORMATION**

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>	PACKAGE <sup>(1)</sup>		TOP-SIDE MARKING <sup>(2)</sup>
	NanoFree <sup>™</sup> – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	PCA9536YZPR	PREVIEW
		Reel of 2500	PCA9536DR	
		Reel 01 2500	PCA9536DRG4	
	SOIC - D	Tube of 75		PD536
–40°C to 85°C		Tube of 75	PCA9536DG4	
		Reel of 250	PCA9536DT	
	VSSOP - DCU	Reel of 3000	PCA9536DCUR	PREVIEW
	Vecop Dov	Reel of 2500	PCA9536DGKR	70
	VSSOP – DGK	Reel 01 2500	PCA9536DGKRG4	7C_

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

<sup>(2)</sup> DCU/DGK: The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

# PCA9536 REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This 4-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.3-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface [serial clock (SCL), serial data (SDA)].

The PCA9536 features 4-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low) registers. At power on, the I/Os are configured as inputs with a weak pullup to  $V_{CC}$ . However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. If no signals are applied externally to the PCA9536, the voltage level is 1, or high, because of the internal pullup resistors. The data for each input or output is stored in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9536 in the event of a timeout or other improper operation by utilizing the power-on reset feature, which puts the registers in their default state and initializes the  $I^2C/SMBus$  state machine.


The device's outputs (latched) have high-current drive capability for directly driving LEDs. It has low current consumption.

#### **TERMINAL FUNCTIONS**

N	О.					
D, DGK, AND YZP PACKAGE	DCU PACKAGE	NAME	DESCRIPTION			
1	4	P0	P-port input/output. Push-pull design structure.			
2	3	P1	P-port input/output. Push-pull design structure.			
3	2	P2	P-port input/output. Push-pull design structure.			
4	1	GND	Ground			
5	8	P3	P-port input/output. Push-pull design structure.			
6	7	SCL	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.			
7	6	SDA	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.			
8	5	V <sub>CC</sub>	Supply voltage			




## **LOGIC DIAGRAM**



A. All I/Os are set to inputs at reset.

#### SIMPLIFIED SCHEMATIC OF P0 TO P3



A. At power-on reset, all registers return to default values.



#### I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input with a weak pullup (100 k $\Omega$  typ) to V<sub>CC</sub>. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

### I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 1. Definition of Start and Stop Conditions






Figure 2. Bit Transfer




Figure 3. Acknowledgment on the I<sup>2</sup>C Bus

### **Interface Definition**

ВҮТЕ	BIT								
	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
I <sup>2</sup> C slave address	Н	L	L	L	L	L	Н	R/W	
Px I/O data bus	Does not affect operation of the PCA9536				DO.	Do	P1	P0	
Px I/O data bus	P7	P6	P5	P4	P3	P2	PI	FU	

## **Device Address**

Figure 4 shows the address byte of the PCA9536.




Figure 4. PCA9536 Address

# PCA9536 REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006



The slave address equates to 65 (decimal) and 41 (hexadecimal).

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

## **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9536. Two bits of this data byte state the operation (read or write) and the internal register (Input, Output, Polarity Inversion, or Configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 5. Control Register Bits

## **Command Byte**

CONTROL RE	GISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B1	В0	(HEX)		PROTOCOL	DEFAULT
0	0	0x00	Input Port	Read byte	1111 XXXX
0	1	0x01	Output Port	Read/write byte	1111 1111
1	0	0x02	Polarity Inversion	Read/write byte	0000 0000
1	1	0x03	Configuration	Read/write byte	1111 1111

## PCA9536 REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006

## **Register Descriptions**

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to instruct the I<sup>2</sup>C device that the Input Port register will be accessed next.

## Register 0 (Input Port Register)

DIT	17	16	15	14	13	10	14	10
BIT	Not Used				13	12	''	10
DEFAULT	1	1	1	1	Χ	Χ	Χ	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

## Register 1 (Output Port Register)

DIT	07	O6	O5	04	03	02	01	00
BIT		Not	Used		О3	O2	Oi	00
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

#### Register 2 (Polarity Inversion Register)

BIT	N7	N6	N5	N4	N3	N2	N1	N0
ы	Not Used				INO	INZ	1111	INU
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

#### **Register 3 (Configuration Register)**

ВІТ	C7	C6	C5	C4	Ca	Ca	C1	CO
ы	Not Used				C3	62	CI	CU
DEFAULT	1	1	1	1	1	1	1	1

#### **Power-On Reset**

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the PCA9536 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that time, the reset condition is released and the PCA9536 registers and  $I^2C/SMBus$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.



#### **Bus Transactions**

Data is exchanged between the master and PCA9536 through write and read commands.

#### Writes

Data is transmitted to the PCA9536 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission (see Figure 6 and Figure 7).




Figure 6. Write to Output Port Register




Figure 7. Write to Configuration or Polarity Inversion Registers

#### Reads

The bus master first must send the PCA9536 address with the LSB set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9536 (see Figure 8 and Figure 9). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 8. Read From Register



- A. This figure assumes that the command byte previously has been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and the slave address call between the initial slave address call and actual data transfer from the P-port (see Figure 8).

Figure 9. Read Input Port Register

## PCA9536 REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER

WITH CONFIGURATION REGISTERS

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006



## **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	6	V	
VI	Input voltage range <sup>(2)</sup>		-0.5	6	V	
Vo	Output voltage range (2)		-0.5	6	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA	
I <sub>IOK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA	
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA	
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA	
	Continuous current through GND			-200	m Λ	
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>	current $V_{I} < 0$ current $V_{O} < 0$ lamp current $V_{O} < 0$ or $V_{O} > V_{CC}$ utput low current $V_{O} = 0$ to $V_{CC}$ utput high current $V_{O} = 0$ to $V_{CC}$ urrent through GND urrent through $V_{CC}$ D package  DCU package  DGK package  YZP package		160	mA	
		D package		97		
0	Declare the model in a decree (3)	DCU package		227		
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DGK package	172		°C/W	
		YZP package		102		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

			ı	ΛIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage			2.3	5.5	V
V	Lligh level input valtage	SCL, SDA	0.7 × \	/ <sub>cc</sub>	5.5	V
$V_{IH}$	High-level input voltage	P3-P0		2	5.5	V
\/	Low level input valtage	SCL, SDA	_	0.5	$0.3 \times V_{CC}$	V
$V_{IL}$	Low-level input voltage	P3-P0	_	0.5	0.8	V
I <sub>OH</sub>	High-level output current	P3-P0			-10	mA
I <sub>OL</sub>	Low-level output current	P3-P0			25	mA
T <sub>A</sub>	Operating free-air temperature		-	-40	85	°C

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

## PCA9536 REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006

## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input diode clamp voltage	I <sub>I</sub> = -18 mA	2.3 V to 5.5 V	-1.2			V
$V_{POR}$	Power-on reset voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	V <sub>POR</sub>		1.5	1.65	V
			2.3 V	1.8			
		J 9 m A	3 V	2.6			
		$I_{OH} = -8 \text{ mA}$	4.5 V	4.1			
.,	P-port high-level		4.75 V	4.1			
$V_{OH}$	output voltage (2)		2.3 V	1.7			V
		10 1	3 V	2.5			
		$I_{OH} = -10 \text{ mA}$	4.5 V	4			
			4.75 V	4			
	SDA	V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3	10		
			2.3 V	8	10		
		V 05V	3 V	8	14		
		$V_{OL} = 0.5 V$	4.5 V	8	17		
$I_{OL}$	D = == (3)		4.75 V	8	32		mA
	P-port <sup>(3)</sup>		2.3 V	10	13		
		V 0.7.V	3 V	10	19		
		V <sub>OL</sub> = 0.7 V	4.5 V	10	24		
			4.75 V	10	44		
l <sub>l</sub>	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V			±1	μΑ
I <sub>IH</sub>	P-port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μΑ
I <sub>IL</sub>	P-port	V <sub>I</sub> = GND	2.3 V to 5.5 V			-100	μΑ
			5.5 V		73	150	
		$V_1 = V_{CC}, I_0 = 0,$	3.6 V		9	50	-
	On a realize or see a de	1/0 = 111puts, 1 <sub>scl</sub> = 400 Ki iz	2.7 V		7	30	
	Operating mode		5.5 V		14	25	
		$V_{I} = V_{CC}, I_{O} = 0,$	3.6 V		9	20	
	$\begin{array}{c} V_{l} = V_{CC}, \ I_{O} = 0, \\ I/O = inputs, \ f_{scl} = 400 \ kHz \\ \hline \\ V_{l} = V_{CC}, \ I_{O} = 0, \\ V_{l} = V_{CC}, \ I_{O} = 0, \\ I/O = inputs, \ f_{scl} = 100 \ kHz \\ \hline \\ \end{array} \begin{array}{c} 5.5 \ V \\ \hline \\ 2.7 \ V \\ \hline \\ 3.6 \ V \\ \hline \\ 2.7 \ V \\ \hline \end{array}$	6	15	•			
I <sub>CC</sub>			5.5 V		225	350	μΑ
		$V_I = GND$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 0$ kHz	3.6 V		175	250	
	0. "	1/O = Inputs, I <sub>scl</sub> = 0 KHz	2.7 V		125	200	
	Standby mode		5.5 V		0.25	1	
		$V_1 = V_{CC}$ , $I_0 = 0$ ,	3.6 V		0.2	0.9	
		$I/O = inputs, f_{scl} = 0 kHz$	2.7 V		0.1	0.8	
A.I.	Additional current in	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	2.3 V to 5.5 V			0.35	A
Δl <sub>CC</sub>	standby mode	Every LED I/O at $V_I = 4.3 \text{ V}$ , $f_{sci} = 0 \text{ kHz}$	5.5 V			0.4	mA
C <sub>I</sub>	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V		4	5	pF
^	SDA		0.01/1- 5.51/		5	6.5	
$C_{io}$	P-port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		7.5	9.5	pF

<sup>(1)</sup> All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A = 25^{\circ}C$ .

 <sup>(2)</sup> The total current sourced by all I/Os must be limited to 85 mA.
 (3) Each I/O must be limited externally to a maximum of 25 mA, and the P-port (P3-P0) must be limited to a maximum current of 100 mA.

## PCA9536 REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006



## I<sup>2</sup>C Interface Timing Requirements

WITH CONFIGURATION REGISTERS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10)

		STANDARD I <sup>2</sup> C BU		FAST MOI I <sup>2</sup> C BUS	_	UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time, 10-pF to 400-pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start condition setup time	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start condition hold time	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μs
t <sub>vd(data)</sub>	Valid data time, SCL low to SDA output valid		1		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load		400		400	pF

<sup>(1)</sup> C<sub>b</sub> = Total capacitive load of one bus in pF

## **Switching Characteristics**


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 12)

	PARAMETER	FROM	TO (OUTPUT)	STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		(INPUT)	(001701)	MIN	MAX	MIN	MAX	
$t_{pv}$	Output data valid	SCL	P3-P0		200		200	ns
t <sub>ps</sub>	Input data setup time	P-port	SCL	100		100		ns
t <sub>ph</sub>	Input data hold time	P-port	SCL	1		1		μs


### **TYPICAL CHARACTERISTICS**

 $T_{\Delta} = 25^{\circ}C$  (unless otherwise noted)


## SUPPLY CURRENT vs TEMPERATURE




QUIESCENT SUPPLY CURRENT
vs
TEMPERATURE




SUPPLY CURRENT vs SUPPLY VOLTAGE




SUPPLY CURRENT vs NUMBER OF I/Os HELD LOW




I/O OUTPUT LOW VOLTAGE
VS
TEMPERATURE




I/O OUTPUT HIGH VOLTAGE
VS
TEMPERATURE




I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE



I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE



I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE







## **TYPICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise noted)


## I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




## I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE



## I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




#### OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE




www.ti.com

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006

## PARAMETER MEASUREMENT INFORMATION



**SDA LOAD CONFIGURATION** 



**VOLTAGE WAVEFORMS** 


BYTE	DESCRIPTION				
1	I <sup>2</sup> C address				
2, 3	P-port data				

- A.  $C_L$  include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 10. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION (continued)



#### INTERRUPT LOAD CONFIGURATION



- A. C<sub>L</sub> include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 11. Interrupt Load Circuit and Voltage Waveforms

TRUMENTS


www.ti.com

SCPS125C-APRIL 2006-REVISED NOVEMBER 2006


## PARAMETER MEASUREMENT INFORMATION (continued)



P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 




- A.  $C_L$  include probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7  $\times\,V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_t/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 12. P-Port Load Circuit and Voltage Waveforms




## PARAMETER MEASUREMENT INFORMATION (continued)



**SDA LOAD CONFIGURATION** 

P-PORT LOAD CONFIGURATION




- A.  $C_L$  include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 13. Reset Load Circuits and Voltage Waveforms

## **APPLICATION INFORMATION**

Figure 14 shows an application in which the PCA9536 can be used.



- A. Device address is 10000001.
- B. P0, P2, and P3 are configured as outputs.
- C. P1 is configured as an input.

Figure 14. Typical Application



## **APPLICATION INFORMATION (continued)**

## Minimizing $I_{CC}$ When I/Os Control LEDs

When the I/Os are used to control LEDs, they are normally connected to  $V_{CC}$  through a resistor as shown in Figure 14. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The supply current,  $I_{CC}$ , increases as  $V_{IN}$  becomes lower than  $V_{CC}$  and is specified as  $\Delta I_{CC}$  in *Electrical Characteristics*.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off. Figure 15 shows a high-value resistor in parallel with the LED. Figure 16 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.




Figure 15. High-Value Resistor in Parallel With the LED




Figure 16. Device Supplied by a Lower Voltage





.com 7-Nov-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PCA9536D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9536DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9536DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9536DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9536DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9536DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DCU (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



## D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated