4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

## General Description

The MAX6850 compact vacuum-fluorescent display (VFD) controller provides microprocessors with the multiplex timing for 7 -segment, 14 -segment, or 16 -segment alphanumeric VFD displays up to 96 characters and controls industry-standard, shift-register, high-voltage grid/anode VFD tube drivers. The device supports display tubes using either one or two digits per grid, as well as universal displays. Hardware is included to simplify the generation of cathode bias and filament supplies and to provide up to five logic outputs, including a buzzer driver. The MAX6850 provides an internal crosspoint switch to match any tube-driver shift-register grid/anode order, and is compatible with both chip-inglass and external tube drivers.
The MAX6850 includes an ASCII 104-character font, multiplex scan circuitry, and static RAM that stores digit, cursor, and annunciator data, as well as font data for 24 user-definable characters. The display intensity can be adjusted by an internal 16-step digital brightness control. The device also includes separate annunciator and cursor control with automatic blinking, as well as a low-power shutdown mode.
The MAX6850 provides timing to generate the PWM waveforms to drive the tube filament from a DC supply. The filament drive is synchronized to the display multiplexing to eliminate beat artifacts. The MAX6850 is compatible with SPI ${ }^{T M}$ and QSPI ${ }^{T M}$.
For a 2-wire interfaced version, refer to the MAX6851* data sheet.
*Future product-contact factory for availability.

## Applications

Display Modules
Retail POS Displays
Weight and Tare Displays
Bar Graph Displays

Pin Configuration and Functional Diagram appear at end of data sheet.

SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

- High-Speed 26MHz SPI-/QSPI-/MICROWIRETMCompatible Serial Interface
- 2.7V to 3.6V Operation
- Controls Up to 48 Grids of 7-Segment, 14-Segment, or 16-Segment Alphanumeric Digits
- One Digit and Two Digits per Grid and Universal Displays Supported
- 16-Step Digital Brightness Control
- Built-In ASCII 104-Character Font
- 24 User-Definable Characters
- Up to Four Annunciators per Grid with Automatic Blinking Control
- Separate Cursor Control with Automatic Blinking
- Filament Drive Full-Bridge Waveform Synthesis
- Buzzer Tone Generator with Single-Ended or Push-Pull Driver
- Up to Five General-Purpose Logic Outputs
- 9رA Low-Power Shutdown (Data Retained)
- 16-Pin QSOP Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX6850AEE | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 QSOP |

Typical Application Circuit


## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller



Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
16-Pin QSOP (derate at $8.34 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..... 667 mW
Operating Temperature Range ( $\mathrm{T}_{\mathrm{MIN}}, \mathrm{T}_{\mathrm{MAX}}$ )
MAX6850AEE............................................... $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(Typical operating circuit, $\mathrm{V}_{+}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.) (Note 1)


## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

## DC ELECTRICAL CHARACTERISTICS (continued)

(Typical operating circuit, $\mathrm{V}_{+}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Rise and Fall Time PHASE1, PHASE2, PORTO, PORT1, PUMP, VFLOAD, VFDOUT, VFCLK, VFBLANK | tRFT | CLOAD $=100 \mathrm{pF}$ |  |  | 25 | ns |
| Output High-Voltage PHASE1, PHASE2, PORT0, PORT1, PUMP, VFLOAD, VFDOUT, VFCLK, VFBLANK | VOH | ISOURCE $=10 \mathrm{~mA}$ | V+-0.6 |  |  | V |
| Output Low-Voltage <br> PHASE1, PHASE2, PORTO, <br> PORT1, PUMP, VFLOAD, <br> VFDOUT, VFCLK, VFBLANK | VoL | ISINK $=10 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Short-Circuit Source Current PHASE1, PHASE2, PORTO, PORT1, PUMP, VFLOAD, VFDOUT, VFCLK, VFBLANK | IOHSC | Output programmed high, output short circuit to GND (Note 2) |  | 62 | 125 | mA |
| Output Short-Circuit Sink Current PHASE1, PHASE2, PORTO, <br> PORT1, PUMP, VFLOAD, <br> VFDOUT, VFCLK, VFBLANK | IOLSC | Output programmed low, output short circuit to V+ (Note 2) |  | 72 | 125 | mA |
| 4-WIRE SERIAL INTERFACE TIMING CHARACTERISTICS (Figure 8) |  |  |  |  |  |  |
| SCLK Clock Period | tcP |  | 38.4 |  |  | ns |
| SCLK Pulse Width High | ter |  | 19 |  |  | ns |
| SCLK Pulse Width Low | tCL |  | 19 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tcss |  | 9.5 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcSH |  | 5 |  |  | ns |
| DIN Setup Time | tDS |  | 9.5 |  |  | ns |
| DIN Hold Time | tD |  | 2 |  |  | ns |
| Minimum $\overline{\mathrm{CS}}$ Pulse High | tcsw |  | 19 |  |  | ns |
| DOUT Cascade Setup Time PORTO, PORT1 | tCSU | PORT0 and/or PORT1 enabled as DOUT | 9.5 |  |  | ns |
| VFD INTERFACE TIMING CHARACTERISTICS (Figure 11) |  |  |  |  |  |  |
| VFCLK Clock Period | tvCP | (Note 2) | 500 |  | 2050 | ns |
| VFCLK Pulse Width High | tvch | (Note 2) | 250 |  |  | ns |
| VFCLK Pulse Width Low | tvCL | (Note 2) | 250 |  |  | ns |
| VFCLK Rise to VFD Load Rise Hold Time | tvCSH | (Note 2) | 19 |  |  | $\mu \mathrm{s}$ |
| VFDOUT Setup Time | tvos | (Note 2) | 50 |  |  | ns |
| VFLOAD Pulse High | tvcsw | (Note 2) | 245 |  |  | ns |

Note 1: All parameters tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 2: Guaranteed by design.

# 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 

(Typical Operating Circuit, $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)









## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Typical Operating Characteristics (continued)

(Typical Operating Circuit, $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | VFCLK | Serial-Clock Output to External Driver. Push-pull clock output to external display driver. On VFCLK's falling edge, data is clocked out of VFDOUT. |
| 2 | VFDOUT | Serial-Data Output to External Driver. Push-pull data output to external display driver. |
| 3 | VFLOAD | Serial-Load Output to External Driver. Push-pull load output to external display driver. Rising edge is used by external display driver to load serial data into display latch. |
| 4 | VFBLANK | Display Blanking Output to External Driver. Push-pull blanking output to external display driver used for PWM intensity control. |
| 5 | PUMP | Charge-Pump Output and General-Purpose Output. User-configurable push-pull logic output can also be used as a driver for external charge pump. |
| 6 | PHASE1 | Filament Drive PHASE1 Output and General-Purpose Output. User-configurable push-pull logic output can also be used as a driver for external filament bridge drive. |
| 7 | PHASE2 | Filament Drive PHASE2 Output and General-Purpose Output. User-configurable push-pull logic output can also be used as a driver for external filament bridge drive. |
| 8 | V+ | Positive Supply Voltage. Bypass V+ to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| 9 | GND | Ground |
| 10 | PORTO | PORTO General-Purpose Output. User-configurable push-pull logic output. |
| 11 | SCLK | Serial-Clock Input. On SCLK's rising edge, data shifts into the internal shift register, and data is clocked out of DOUT. SCLK is active only while $\overline{\mathrm{CS}}$ is low. |
| 12 | DIN | Serial-Data Input. Data from DIN loads into the internal 16-bit shift register on SCLK's rising edge. |
| 13 | $\overline{\mathrm{CS}}$ | Chip-Select Input. Serial data is loaded into the shift register while $\overline{\mathrm{CS}}$ is low. The most recent 16 bits of data latch on $\overline{\mathrm{CS}}$ 's rising edge. |
| 14 | PORT1 | PORT1 General-Purpose Output. User-configurable push-pull logic output. |

# 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 15 | OSC1 | Multiplex Clock Input 1. To use the internal oscillator, connect capacitor Cosc from OSC1 to GND. To <br> use the external clock, drive OSC1 with a 2MHz to 8MHz CMOS clock. |
| 16 | OSC2 | Multiplex Clock Input 2. Connect resistor Rosc from OSC2 to GND. |



Figure 1. Example of a One-Digit-per-Grid Display

## Detailed Description

Overview of the MAX6850
The MAX6850 VFD controller generates the multiplex timing for the following VFD display types:

- Multiplexed displays with one digit per grid, and up to 48 grids (in $48 / 1$ mode). Each grid can contain one 7-, 14-, or 16-segment character, a decimal place (DP) segment, a cursor segment, and four extra annunciator segments (Figure 1).
- Multiplexed displays with two digits per grid, and up to 48 grids (in 96/2 mode). Each grid can contain two 7 -, 14-, or 16 -segment characters, two DP segments, and two cursor segments. No annunciator segments are supported (Figure 2).

Each digit can have a 7 -, 14-, or 16-segment character, a DP segment, a cursor segment, and (for one-digit-per-grid displays only) four annunciators (Figure 3).
The 7, 14, or 16 segments use on-chip fonts that map the segments. The fonts comprise an ASCII 104-character fixed-font set, and 24 user-definable characters. The predefined characters follow the Arial font, with the addition of the following common symbols: $£, \quad, \neq{ }^{\circ}, \mu$, $\pm, \uparrow$, and $\downarrow$. The 24 user-definable characters are uploaded by the user into on-chip RAM through the serial interface and are lost when the device is powered down. As well as custom 7 - and 14 -segment characters, the user-definable fonts can control up to 14 custom segments, bar graph characters, or graphics.
Annunciator segments have individual, independent control, so any combination of annunciators can be lit. Annunciators can be off, lit, or blink either in phase or

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller



Figure 2. Example of a Two-Digit-per-Grid Display


Figure 3. Digit Structure with 14-Segment Character, DP Segment, Cursor Segment, and Four Annunciators


Figure 4. Connection of the MAX6850 to VFD Driver and VFD Tube
out of phase with the cursor. The blink-speed control is software selectable to be one or two blinks per second (OSC $=4 \mathrm{MHz}$ ).
DP segments can be lit or off, but have no blink control. A DP segment is set by the same command that writes the digit's 7 -, 14-, or 16-segment character.
The cursor segment is controlled differently. A single register selects one digit's cursor from the entire display, and that can be lit either continuously or blinking. All the other digits' cursors are off.
The designations of DP, cursor, and annunciator are interchangeable. For example, consider an application requiring only one DP lit at a time, but the DP needs to blink. The DP function does not have blink capability. Instead, the DP segments on the display are routed (using the output map) to the cursor function. In this case, the DP segments are controlled using the cursor register.
The output of the controller is a 4-wire serial stream that interfaces to industry-standard, shift-register, high-voltage grid/anode VFD tube drivers (Figure 4). This interface uses three outputs to transfer and latch grid and anode data into the tube drivers, and a fourth output that enables/disables the tube driver outputs (Figure 6). The enable/disable control is modulated by the MAX6850 for both PWM intensity control and interdigit

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller



Figure 5. Segment Labeling for 7-, 14-, and 16-Segment Displays
blanking, and disables the tube driver in shutdown. The controller multiplexes the display by enabling each grid of the VFD in turn for $100 \mu \mathrm{~s}$ ( $\mathrm{OSC}=4 \mathrm{MHz}$ ) with the correct segment (anode) data. The data for the next grid is transferred to the tube drivers during the display time of the current grid.
The controller uses an internal output map to match any tube-driver's shift-register grid/anode order, and is therefore compatible with all VFD internal chip-in-glass or external tube drivers.

The MAX6850 provides five high-current output ports, which can be configured for a variety of functions.
The PUMP output can be configured as either an 80kHz (OSC $=4 \mathrm{MHz}$ ) clock intended for DC-DC converter use, the 4-wire serial interface's DOUT data output, or a general-purpose logic output.
The PHASE1 and PHASE2 outputs can be individually configured as either 10 kHz PWM outputs (OSC = 4 MHz ) intended for filament driving, blink status outputs, or general-purpose logic outputs.
The PORT0 and PORT1 outputs can be individually configured as either $625 \mathrm{~Hz}, 1250 \mathrm{~Hz}$, or 2500 Hz clocks $(\mathrm{OSC}=4 \mathrm{MHz})$ intended for buzzer driving, the 4-wire serial interface's DOUT data output, blink or shutdown status outputs, or general-purpose logic outputs. Figure 5 shows segment labeling for 7 -, 14-, and 16-segment displays. Figure 6 is a block diagram of the VFD tube driver and VFD tube.

Display Modes
The MAX6850 has two display modes (Table 1), selected by the M bit in the configuration register (Table 23). The display modes trade the maximum allowable num-


Figure 6. Block Diagram of VFD Tube Driver and VFD Tube
ber of digits (96/2 mode) against the availability of annunciator segments (48/1 mode). Table 2 is the register address map.

Initial Power-Up
On initial power-up, all control registers are reset, the display segment and annunciator data are cleared, intensity is set to minimum, and shutdown is enabled (Table 3).

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

## Table 1. Display Modes

| DISPLAY <br> MODE | MAXIMUM NO. OF DIGITS | MAXIMUM NO. OF <br> ANNUNCIATORS | MAXIMUM NO. <br> OF GRIDS | DIGITS COVERED <br> BY EACH GRID |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{4 8 / 1}$ mode | 48 digits, each with a DP segment and a cursor <br> segment | 4 per digit | 48 grids | 1 digit per grid |
| $\mathbf{9 6 / 2}$ mode | 96 digits, each with a DP segment and a cursor <br> segment | None |  | 2 digits per grid |

## Table 2. Register Address Map

| REGISTER | COMMAND ADDRESS |  |  |  |  |  |  |  | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| No-Op | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| VFBLANK polarity | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0x01 |
| Intensity | R/W | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0x02 |
| Grids | R/W | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0x03 |
| Configuration | R/W | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0x04 |
| User-defined fonts | R/W | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0x05 |
| Output map | R/W | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0x06 |
| Display test and device ID | R/W | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0x07 |
| PUMP register | R/W | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0x08 |
| Filament duty cycle | R/W | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0x09 |
| PHASE1 | R/W | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0x0A |
| PHASE2 | R/W | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0x0B |
| PORT0 | R/W | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0x0C |
| PORT1 | R/W | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0x0D |
| Shift limit | R/W | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0x0E |
| Cursor | R/W | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0x0F |
| Factory reserved. Do not write to register. | X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0x10 |

## Character Registers

The MAX6850 uses 48 character registers ( $48 / 1$ mode) (Table 4) or 96 character registers ( $96 / 2$ mode) (Table 5) to store the 7 -, 14-, and 16 -segment characters (Table 6). Each digit is represented by 1 byte of memory. The data in the character registers does not control the character segments directly. Instead, the register data is used to address a character generator, which stores the data of the 128 -character font (Table 7). The lower 7 bits of the character data ( D 6 to DO ) select a character from the font table. The most significant bit (MSB) of the register data (D7) controls the DP segment of the digit; it is set to light the DP, cleared to leave it unlit.

The character registers address maps are shown in Table 4 (48/1 mode) and Table 5 ( $96 / 2$ mode).
In 48/1 mode, the character registers use a single address range $0 \times 20$ to $\{0 \times 20+\mathrm{g}\}$, where g is the value in the grids register (Table 26). The 48/1 mode upper address limit, when $g$ is $0 \times 2 \mathrm{~F}$, is therefore $0 \times 4 \mathrm{~F}$. The address range $0 \times 50$ to $0 \times 7 \mathrm{~F}$ is used for annunciator data in 48/1 mode.
In 96/2 mode, the character registers use two address ranges. The first row's address range is $0 \times 20$ to $\{0 \times 20+\mathrm{g}\}$. The second row's address range is $0 \times 50$ to $\{0 \times 50+\mathrm{g}\}$. Therefore, in $96 / 2$ mode, the character registers are only one contiguous memory range when a 48 -grid display is used.

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 3. Initial Power-Up Register Status

| REGISTER | POWER-UP CONDITION | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| VFBLANK polarity | VFBLANK is high to disable the display | $0 \times 01$ | X | X | X | X | X | X | 0 | 0 |
| Intensity | 1/16 (min on) | $0 \times 02$ | X | X | X | X | 0 | 0 | 0 | 0 |
| Grids | Display has 1 grid | $0 \times 03$ | X | X | 0 | 0 | 0 | 0 | 0 | 0 |
| Configuration | Shutdown enabled, configuration unlocked | 0x04 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| User-defined font address pointer | Address 0x80; pointing to the first user-defined font location | $0 \times 05$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| User-defined fonts | Predefined for hex fonts | - | See Table 11 for power-up patterns. |  |  |  |  |  |  |  |
| Output map pointer | Address 0x80; pointing to the first entry address | 0x06 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Output map data | Predefined for 40-digit display | - | See Table 32 for power-up patterns. |  |  |  |  |  |  |  |
| Display test | Normal operation | 0x07 | X | X | X | X | X | X | X | 0 |
| PUMP | General-purpose output, logic | $0 \times 08$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Filament duty cycle | Minimum duty cycle | $0 \times 09$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| PHASE1 | General-purpose output, logic | $0 \times 0 \mathrm{~A}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PHASE2 | General-purpose output, logic | $0 \times 0 \mathrm{~B}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PORT0 | General-purpose output, logic | $0 \times 0 \mathrm{C}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PORT1 | General-purpose output, logic | 0x0D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Shift limit | 1 output bit | 0x0E | X | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Cursor | Off | 0x0F | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| Character and annunciator data | Clear | 0x20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| UP TO | - | UP TO | - | - | - | - | - | - | - | - |
| Character and annunciator data | Clear | 0x7F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Character Generator Font Mapping
The font comprises 104 characters in ROM, and 24 user-definable characters. The selection from the total of 128 characters is represented by the lower 7 bits of the 8 -bit digit registers. The MSB, shown as X in the ROM maps (Tables 7 and 8 ), controls the DP segment of the digit; ;it is set to light the DP.
There are two font maps stored in the MAX6850. One font map covers 14 -segment displays (Table 8), and the other suits 16 -segment displays (Table 7). The F bit in the configuration register (Table 20) selects between the two font maps. The F bit may be set either high or low for 7 -segment displays; 7 -segment displays use a subset of the 14- or 16-segment display described in two font maps (Figure 7).


Figure 7. 14- and 16-Segment Fonts Map a Subset of Their 14 or 16 Segments to a 7 -Segment Digit

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 4. Character and Annunciator Register Address Map in 48/1 Mode

| REGISTER | COMMAND ADDRESS |  |  |  |  |  |  |  | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| Digit 0 character | R/W | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0x20 |
| Digit 1 character | R/W | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0x21 |
| Digit 2 character | R/ $\bar{W}$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0x22 |
| UP TO | - | - | - | - | - | - | - | - | - |
| Digit 45 character | R/W | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0x4D |
| Digit 46 character | R/W | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0x4E |
| Digit 47 character | R/W | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0x4F |
| Digit 0 annunciators | R/W | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0x50 |
| Digit 1 annunciators | R/W | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0x51 |
| Digit 2 annunciators | R/W | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0x52 |
| UP TO | - | - | - | - | - | - | - | - | - |
| Digit 45 annunciators | R/W | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0x7D |
| Digit 46 annunciators | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0x7E |
| Digit 47 annunciators | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0x7F |

Table 5. Character Register Address Map in 96/2 Mode

| REGISTER | COMMAND ADDRESS |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| Digit 0 character, 1st row | R/W | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0x20 |
| Digit 1 character, 1st row | R/W | 0 | 1 | 0 | 0 | 0 | 0 | 1 | $0 \times 21$ |
| Digit 2 character, 1st row | R/̄W | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $0 \times 22$ |
| UP TO | R/W | - | - | - | - | - | - | - | - |
| Digit 45 character, 1st row | R/W | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0x4D |
| Digit 46 character, 1st row | R/W | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0x4E |
| Digit 47 character, 1st row | R/W | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0x4F |
| Digit 0 character, 2nd row | R/ $\bar{W}$ | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $0 \times 50$ |
| Digit 1 character, 2nd row | R/W | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0x51 |
| Digit 2 character, 2nd row | R/W | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0x52 |
| UP TO | R/W | - | - | - | - | - | - | - | - |
| Digit 45 character, 2nd row | R/W | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0x7D |
| Digit 46 character, 2nd row | R/ $\bar{W}$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0x7E |
| Digit 47 character, 2nd row | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0x7F |

The character map follows the Arial font for 96 characters in the $\times 0100000$ through $\times 1111111$ range. The first 32 characters map the 24 user-definable positions (RAM00 to RAM23), plus eight extra common characters in ROM.

## User-Defined Fonts

The 24 user-definable characters are represented by 48 entries of 7 -bit data, two entries per character, and are stored in the MAX6850's internal RAM.

# 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 

Table 6. Character Registers Format

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Writing character data to use font map data with DP segment unlit | $0 \times 20$ to $0 \times 4 \mathrm{~F}$ (48/1 mode) <br> 0x20 to 0x7F (96/2 mode) | 0 | Bits D6 to D0 select font characters 0 to 127 |  |  |  |  |  |  |
| Writing character data to use font map data with DP segment lit | 0x20 to 0x4F (48/1 mode) 0x20 to 0x7F (96/2 mode) | 1 |  |  |  |  |  |  |  |

The user-definable characters are preloaded on powerup with 24 fonts. These fonts are intended to be useful for 7 -segment displays, and include the hexadecimal set for the first 16 characters, plus eight other useful segment combinations. Table 12 shows how the 14-segment and 16 -segment fonts map to 7 -segment displays.
The 48 user-definable font data entries are written and read through a single register, address $0 \times 05$. An autoincrementing font address pointer in the MAX6850 indirectly accesses the font data. The font address pointer can be written, setting one of 48 addresses between $0 \times 00$ and $0 \times 2 F$, but cannot be read back. The font data is written to and read from the MAX6850 indirectly, using this font address pointer. Unused font locations can be used as general-purpose scratch RAM, bearing in mind that the font registers are only 7 bits wide, not 8 .
Table 9 shows how to use the single user-defined font register $0 \times 05$ to set the font address pointer, write font data, and read font data. A read action always returns font data from the font address pointer position. A write action sets the 7 -bit font address pointer if the MSB is set, or writes 7-bit font data to the font address pointer position if the MSB is clear.
The font address pointer autoincrements after a valid access to the user-definable font data. Autoincrementing allows the 48 -font data entries to be written and read back very quickly because the font pointer address needs be set only once. After the last data location 0x2F has been written, further font data entries are ignored until the font address pointer is reset. If the font address pointer is set to an out-of-range address by writing data in the $0 \times B 0$ to $0 \times F F$ range, then address $0 \times 80$ is set instead (Table 10).
Table 11 shows the user-definable font pointer addresses.
Table 12 shows bit/segment mapping for user-defined fonts when applied to 7 -, 14-, or 16 -segment digits.

Table 13 illustrates how to set the font address pointer to a value within the acceptable range. D7 is set (1) to denote that the user is writing the font address pointer. If the user attempts to set the font address to one of the out-of-range addresses by writing data in range 0xB0 to $0 \times F F$, then address $0 \times 00$ is set instead.
The font address pointer autoincrements from address (the last user font location) to point to address $0 \times 00$ (the first user font location). Thus, the font address pointer autoincrements indefinitely through font RAM.

## Cursor Register

The cursor register controls the behavior of the cursor segments (Table 14). The MAX6850 controls 48 cursors in 48/1 mode, and 96 cursors in $96 / 2$ mode. The cursor register selects one digit's cursor to be lit either continuously or blinking. All the other digits' cursors are off.
The 7 least significant bits (LSBs) of the cursor register identify the cursor position. The MSB is clear for the cursor to be on continuously, and set for the cursor to be lit only during the first half of each blink period.
The valid cursor position address range is contiguous: 0 to 47 ( $0 \times 00$ to $0 \times 2 \mathrm{~F}$ ) for the first row, and 48 to 95 ( $0 \times 30$ to $0 \times 5 \mathrm{~F}$ ) for the 2 nd row. If the cursor register is programmed with an out-of-range value of 95 to 127 ( $0 \times 60$ to $0 \times 7 F$ ), then all cursors are off.

## Annunciator Registers

The annunciator registers are organized in bytes, with each segment of each grid being represented by 2 bits. Thus, the four annunciators segments allowed for each grid are represented by exactly 1 byte (Table 15). Annunciators are only available in 48/1 mode. The annunciator address map is shown in Table 4.

Configuration Register
The configuration register is used to enter and exit shutdown, lock the key VFD configuration settings, select the blink rate, globally clear the digit and annunciator data, reset the blink timing, and select between 48/1 and 96/2 display modes (Table 16).

4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 7. 16-Segment Display Font Map


Table 8. 14-Segment Display Font Map

|  |
| :---: |
|  |  |

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 9. Memory Mapping of User-Defined Font Register 0x05

| COMMAND <br> ADDRESS | REGISTER <br> DATA | READ OR <br> WRITE | FUNCTION |
| :---: | :---: | :---: | :--- |
| $0 \times 85$ | $0 \times 00-0 \times 7 F$ | Read | Read 7-bit user-definable font data entry from current font address. MSB of the <br> register data is clear. Font address pointer is incremented after the read. |
| $0 \times 05$ | $0 \times 00-0 \times 7 F$ | Write | Write 7-bit user-definable font data entry to current font address. Font address <br> pointer is incremented after the write. |
| $0 \times 05$ | $0 \times 80-0 \times F F$ | Write | Write font address pointer with the register data. |

Table 10. Font Pointer Address Behavior

| FONT POINTER <br> ADDRESS | ACTION |
| :---: | :--- |
| $0 \times 80$ to 0xAE | Valid range to set the font address pointer. Pointer autoincrements after a font data read or write, while pointer <br> address remains in this range. |
| 0xAF | Further font data is ignored after a font data read or write to this pointer address. |
| $0 \times B 0$ to 0xFF | Invalid range to set the font address pointer. Pointer is set to 0x80. |

Table 11. User-Definable Font Pointer Addresses

| FONT CHARACTER | POWER-UP DEFAULT (BIN) | POWER-UP CHARACTER | COMMAND ADDRESS | REGISTER DATA | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| RAM00 byte 0 | 1111110 | 7-segment 0 | 0x05 | 0x80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM00 byte 1 | 0000000 | - | 0x05 | $0 \times 81$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| RAM01 byte 0 | 0110000 | 7-segment 1 | 0x05 | 0x82 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| RAM01 byte 1 | 0000000 | - | 0x05 | 0x83 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| RAM02 byte 0 | 1101101 | 7-segment 2 | 0x05 | $0 \times 84$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| RAM02 byte 1 | 0000000 | - | 0x05 | $0 \times 85$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| RAM03 byte 0 | 1111001 | 7-segment 3 | 0x05 | $0 \times 86$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| RAM03 byte 1 | 0000000 | - | 0x05 | 0x87 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| RAM04 byte 0 | 0110011 | 7-segment 4 | 0x05 | 0x88 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| RAM04 byte 1 | 0000000 | - | 0x05 | $0 \times 89$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| RAM05 byte 0 | 1011011 | 7-segment 5 | 0x05 | $0 \times 8 \mathrm{~A}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| RAM05 byte 1 | 0000000 | - | 0x05 | $0 \times 8 \mathrm{~B}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| RAM06 byte 0 | 1011111 | 7-segment 6 | 0x05 | $0 \times 8 \mathrm{C}$ | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| RAM06 byte 1 | 0000000 | - | 0x05 | $0 \times 8 \mathrm{D}$ | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| RAM07 byte 0 | 1110000 | 7-segment 7 | $0 \times 05$ | 0x8E | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| RAM07 byte 1 | 0000000 | - | 0x05 | 0x8F | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| RAM08 byte 0 | 1111111 | 7-segment 8 | $0 \times 05$ | 0x90 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| RAM08 byte 1 | 0000000 | - | 0x05 | 0x91 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| RAM09 byte 0 | 1111011 | 7-segment 9 | $0 \times 05$ | $0 \times 92$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| RAM09 byte 1 | 0000000 | - | 0x05 | $0 \times 93$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| RAM10 byte 0 | 1110111 | 7-segment A | $0 \times 05$ | 0x94 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 11. User-Definable Font Pointer Addresses (continued)

| FONT CHARACTER | POWER-UP DEFAULT (BIN) | POWER-UP CHARACTER | COMMAND ADDRESS | REGISTER DATA | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| RAM10 byte 1 | 0000000 | - | 0x05 | 0x95 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| RAM11 byte 0 | 0011111 | 7-segment B | 0x05 | $0 \times 96$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| RAM11 byte 1 | 0000000 | - | 0x05 | 0x97 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| RAM12 byte 0 | 1001110 | 7-segment C | $0 \times 05$ | 0x98 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| RAM12 byte 1 | 0000000 | - | 0x05 | 0x99 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| RAM13 byte 0 | 0111101 | 7-segment D | $0 \times 05$ | $0 \times 9 \mathrm{~A}$ | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| RAM13 byte 1 | 0000000 | - | 0x05 | $0 \times 9 \mathrm{~B}$ | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| RAM14 byte 0 | 1001111 | 7-segment E | 0x05 | $0 \times 9 \mathrm{C}$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| RAM14 byte 1 | 0000000 | - | $0 \times 05$ | 0x9D | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| RAM15 byte 0 | 1000111 | 7-segment F | $0 \times 05$ | 0x9E | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| RAM15 byte 1 | 0000000 | - | $0 \times 05$ | 0x9F | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| RAM16 byte 0 | 0001101 | 7-segment c | 0x05 | 0xA0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| RAM16 byte 1 | 0000000 | - | 0x05 | 0xA1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| RAM17 byte 0 | 0010101 | 7-segment n | $0 \times 05$ | $0 \times A 2$ | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| RAM17 byte 1 | 0000000 | - | $0 \times 05$ | $0 \times A 3$ | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| RAM18 byte 0 | 1110110 | 7-segment N | 0x05 | 0xA4 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| RAM18 byte 1 | 0000000 | - | $0 \times 05$ | 0xA5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| RAM19 byte 0 | 0011101 | 7-segment o | 0x05 | $0 \times A 6$ | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| RAM19 byte 1 | 0000000 | - | 0x05 | 0xA7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| RAM20 byte 0 | 0000101 | 7-segment r | 0x05 | $0 \times A 8$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| RAM20 byte 1 | 0000000 | - | $0 \times 05$ | 0xA9 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| RAM21 byte 0 | 1001111 | 7-segment t | $0 \times 05$ | 0xAA | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| RAM21 byte 1 | 0000000 | - | $0 \times 05$ | $0 \times A B$ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| RAM22 byte 0 | 0011100 | 7-segment u | 0x05 | OxAC | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| RAM22 byte 1 | 0000000 | - | $0 \times 05$ | OxAD | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| RAM23 byte 0 | 0111011 | 7-segment y | $0 \times 05$ | 0xAE | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| RAM23 byte 1 | 0000000 | - | 0x05 | $0 \times A F$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |

## Shutdown Mode (S Data Bit D0) Format

The S bit in the configuration register selects shutdown or normal operation (Table 17). The display driver can be programmed while in shutdown mode, and shutdown mode is overridden when in display test mode. For normal operation, set $S$ bit to 1 .
When the MAX6850 is in shutdown mode, the multiplex oscillator is halted at the end of the current $100 \mu \mathrm{~s}$ multiplex period (OSC $=4 \mathrm{MHz}$ ), and the VFBLANK output is used to disable the VFD tube driver. Data in the digit and other control registers remain unaltered.
If the PUMP output is configured as a square-wave clock, then the PUMP output is forced low for the dura-
tion of shutdown, and the square-wave clock restored when the MAX6850 comes out of shutdown.

If the PHASE1 output or PHASE2 output is configured as a filament driver, then that output is forced low for the duration of shutdown and the filament drive waveforms restored when the MAX6850 comes out of shutdown.
When the MAX6850 comes out of shutdown, the external VFD tube driver is presumed to contain invalid data. The VFBLANK output is used to disable the VFD tube driver for the first multiplex cycle after exiting shutdown, clearing any invalid data. The next multiplex cycle uses newly sent valid data.

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 12. User-Definable Character Mapping

| BIT/SEGMENT MAPPING FOR USER-DEFINABLE FONTS WHEN APPLIED TO 7-SEGMENT DIGITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FONT BYTE | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| RAMxx byte 0 | 7-seg a | 7-seg b | 7-seg c | 7-seg d | 7-seg e | 7-seg f | 7-seg g |
| RAMxx byte 1 | No action | No action | No action | No action | No action | No action | No action |

BIT/SEGMENT MAPPING FOR USER-DEFINABLE FONTS WHEN APPLIED TO 14-SEGMENT DIGITS

| FONT BYTE | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAMxx byte 0 | 7-seg a | 7 -seg b | 7 -seg c | 7 -seg d | 7 -seg e | 7 -seg f | 7 -seg g1 |
| RAMxx byte 1 | 14 -seg g2 | $14-$-seg h | 14 -seg i | 14 -seg j | $14-$ seg k | $14-\mathrm{seg} \mathrm{l}$ | $14-\mathrm{seg} \mathrm{m}$ |

BIT/SEGMENT MAPPING FOR USER-DEFINABLE FONTS WHEN APPLIED TO 16-SEGMENT DIGITS

| FONT BYTE | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAMxx byte 0 | 7-seg a1 | 7-seg b | 7 -seg c | 7 -seg d2 | 7-seg e | 7 -seg f | 7-seg g1 |
| RAMxx byte 1 | 14-seg g2 | 14-seg h | 14-seg i | 14-seg j | 14-seg k | 14-seg \| | 14-seg m |

Table 13. Setting a Font Character to RAM

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Set font address to minimum (zero) with data 128 or 0x80. (Note that this address is set as power-up default.) | 0x05 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Set font address to maximum ( 47 or $0 \times 2 \mathrm{~F}$ ) with data 175 or 0xAF. | 0x05 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| Set font address out of range ( 48 or $0 \times 30$ ) with data 176 or 0xB0 results in font address pointer being set to zero. | $0 \times 05$ | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| UP TO |  |  |  |  |  |  |  |  |  |
| Set font address out of range (127 or 0x7F) with data 255 or OxFF results in font address pointer being set to zero. | $0 \times 05$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Read font address. | 0x85 | 0 | Font address; has value 0x00 to 0xA7 |  |  |  |  |  |  |

Table 14. Cursor Register Format

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Cursor register. | 0x0F | BLINK | CURSOR POSITION |  |  |  |  |  |  |
| 1st row digit 0's cursor is lit continuously. | 0xOF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1st row digit 0's cursor is lit only for the first half of each blink period. | 0x0F | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| UP TO |  | UP TO |  |  |  |  |  |  |  |
| 2nd row digit 47's cursor is lit continuously. | 0x0F | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 2nd row digit 47's cursor is lit only for the first half of each blink period. | 0x0F | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| No cursor is lit. | 0x0F | X | 1 | 1 | X | X | X | X | X |

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 15. Annunciator Registers Format

| ANNUNCIATOR BYTE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO |
| BIT ALLOCATIONS | ANNUNCIATOR A4 |  | ANNUNCIATOR A3 |  | ANNUNCIATOR A2 |  | ANNUNCIATOR A1 |  |
| Annunciator A 1 is off. | X | X | X | X | X | X | 0 | 0 |
| Annunciator A1 is lit only for the first half of each blink period. | X | X | X | X | X | X | 0 | 1 |
| Annunciator A1 is lit only for the second half of each blink period. | X | X | X | X | X | X | 1 | 0 |
| Annunciator A1 is lit continuously. | X | X | X | X | X | X | 1 | 1 |
| Annunciator A 2 is off. | X | X | X | X | 0 | 0 | X | X |
| Annunciator A2 is lit only for the first half of each blink period. | X | X | X | X | 0 | 1 | X | X |
| Annunciator A2 is lit only for the second half of each blink period. | X | X | X | X | 1 | 0 | X | X |
| Annunciator A2 is lit continuously. | X | X | X | X | 1 | 1 | X | X |
| Annunciator A3 is off. | X | X | 0 | 0 | X | X | X | X |
| Annunciator A3 is lit only for the first half of each blink period. | X | X | 0 | 1 | X | X | X | X |
| Annunciator A3 is lit only for the second half of each blink period. | X | X | 1 | 0 | X | X | X | X |
| Annunciator A3 is lit continuously. | X | X | 1 | 1 | X | X | X | X |
| Annunciator A4 is off. | 0 | 0 | X | X | X | X | X | X |
| Annunciator A4 is lit only for the first half of each blink period. | 0 | 1 | X | X | X | X | X | X |
| Annunciator A4 is lit only for the second half of each blink period. | 1 | 0 | X | X | X | X | X | X |
| Annunciator A4 is lit continuously. | 1 | 1 | X | X | X | X | X | X |

Table 16. Configuration Register Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Configuration <br> register | P | M | R | T | F | B | L | S |  |

Table 17. Shutdown Control (S Data Bit D0) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Shutdown | P | M | R | T | F | B | L | 0 |
| Normal operation | P | M | R | T | F | B | L | 1 |

Table 18. Configuration Lock (L Data Bit D1) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Unlocked | P | M | R | T | F | B | 0 | S |
| Locked | P | M | R | T | F | B | 1 | S |

# 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 

Table 19. Blink Rate Selection (B Data Bit D2) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Slow blinking (cursor and annunciators blink on for 1s, off for 1 s , for OSC $=4 \mathrm{MHz}$ ) | P | M | R | T | F | 0 | L | S |
| Fast blinking (cursor and annunciators blink on for 0.5 s , off for 0.5 s , for $\mathrm{OSC}=4 \mathrm{MHz}$ ) | P | M | R | T | F | 1 | L | S |

## Configuration Lock (L Data Bit D1) Format

The configuration lock register is a safety feature to reduce the risk of the VFD configuration settings being inadvertently changed due to spurious writes if software fails. When set, the shift-limit register (0x0E), grids register ( $0 \times 03$ ), and output map data ( $0 \times 06$ ) can be read but cannot be written. The output map data pointer itself may be written in order to allow the output map data to be read back (Table 18).

Blink Rate Selection (B Data Bit D2) Format The B bit in the configuration register selects the blink rate of the cursor and annunciator segments. This is the speed that the segments blink on and off when blinking is selected for these segments. The frequency of the multiplex clock OSC and the setting of the B bit (Table 19) determine the blink rate.

## Font Selection (F Data Bit D3) Format

The F bit (Table 20) selects the internal font map between 14-segment and 16-segment displays. If a 7 segment display is used, the F bit can be either set or cleared.

## Global Blink Timing Synchronization (T Data Bit D4) Format

 Setting the T bit in multiple MAX6850s at the same time (or in quick succession) synchronizes the blink timing across all the devices (Table 21). The display multiplexing sequence is also reset, which can give rise to a one-time display flicker when the register is written.Global Clear Digit Data (R Data Bit D5) Format When the R bit (Table 22) is set, the segment and annunciator data are cleared.

## Display Mode (M Data Bit D6) Format

 The M bit (Table 23) selects the display modes (Table 1). The display modes trade the maximum allowable number of digits (mode 96/2) against the availability of annunciator segments (mode 48/1).Blink Phase Readback (P Data Bit D7) Format When the configuration register is read, the $P$ bit reflects the blink phase at that time (Table 24).

Microcontroller 4-Wire Serial Interface
The MAX6850 communicates through an SPI-compatible 4-wire serial interface (Figure 8). The interface has three inputs, clock (SCLK), chip select ( $\overline{\mathrm{CS}})$, data in (DIN), and output data out (DOUT). $\overline{\mathrm{CS}}$ must be low to clock data into or out of the device, and DIN must be stable when sampled on the rising edge of SCLK. DOUT is not a specific pin, but instead, any of the PUMP, PORT0, or PORT1 outputs can be configured to be DOUT. DOUT is stable on the rising edge of SCLK. While the SPI protocol expects DOUT to be high impedance when the MAX6850 is not being accessed, DOUT on the MAX6850 is never high impedance. SCLK and DIN can be used to transmit data to other peripherals. The MAX6850 ignores all activity on SCLK and DIN except when $\overline{\mathrm{CS}}$ is low.

## Control and Operation Using the 4-Wire Interface

 Controlling the MAX6850 requires sending a 16-bit word. The first byte, D15 through D8, is the command address, and the second byte, D7 through D0, is the data to be written to the command address (Table 25).
## Connecting Multiple MAX6850s to the

 4-Wire BusDaisy-chain multiple MAX6850s by connecting the DOUT of one device to the DIN of the next, and driving SCLK and $\overline{C S}$ lines in parallel. Data at DIN propagates through the internal shift registers and appears at DOUT 15.5 clock cycles later, clocked out on the rising edge of SCLK. When sending commands to daisychained MAX6850s, all devices are accessed at the same time. An access requires ( $16 \times n$ ) clock cycles, where $n$ is the number of MAX6850s connected together. To update just one device in a daisy-chain, send the no-op command $(0 \times 00)$ to the others. Care must be taken on power-up when daisy-chaining the serial interface in this manner. Configure each MAX6850's PORTO or PORT1 outputs, in turn, to act as DOUT before data propagates through it. For this reason, PORTO is the preferred output to configure as DOUT because its output on power-up is low. This means that a daisychained DIN input taking data from an uninitialized PORTO output clocks in 16 logic zeros, which is the safe no-op instruction.

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 20. Font Selection (F Data Bit D3) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 14- and 7-segment fonts | P | M | R | T | 0 | B | L | S |
| 16- and 7-segment fonts | P | M | R | T | 1 | B | L | S |

Table 21. Global Blink Timing Synchronization (T Data Bit D4) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Blink timing counters are unaffected. | P | M | R | 0 | F | B | L | S |
| Blink timing counters are cleared on the rising edge of $\overline{\mathrm{CS}}$. | P | M | R | 1 | F | B | L | S |

Table 22. Global Clear Digit Data (R Data Bit D5) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Segment and annunciator data are unaffected. | P | M | 0 | T | F | B | L | S |
| Segment and annunciator data (address range $0 \times 20$ to $0 \times 7 \mathrm{~F}$ ) are cleared on the rising edge of $\overline{\mathrm{CS}}$. | P | M | 1 | T | F | B | L | S |

Table 23. Display Mode (M Data Bit D6) Format

| MODE | DISPLAY TYPE | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 48/1 | Up to 48 digits, 1 digit per grid | P | 0 | R | T | F | B | L | S |
| 96/2 | Up to 96 digits, 2 digits per grid | P | 1 | R | T | F | B | L | S |

Table 24. Blink Phase Readback (P Data Bit D7) Format

| MODE | REGISTER DATA |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| P1 blink phase | 0 | M | R | T | F | B | L | S |  |
| P0 blink phase | 1 | M | R | T | F | B | L | S |  |

Table 25. Serial-Data Format (16 Bits)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | COMMAND ADDRESS |  |  |  |  |  |  | MSB |  |  | REGISTER DATA |  |  |  | LSB |

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller



Figure 8. 4-Wire Serial Interface Timing Diagram


Figure 9. 16-Bit Write Transmission to the MAX6850

## Writing Device Registers

The MAX6850 contains a 16-bit shift register into which DIN is clocked on the rising edge of SCLK, when $\overline{C S}$ is low. When $\overline{C S}$ is high, transitions on SCLK have no effect. When $\overline{\mathrm{CS}}$ goes high, the 16 bits in the shift register are parallel loaded into a 16-bit latch. The 16 bits in the latch are then decoded and executed.
The MAX6850 is written to using the following sequence:

1) Take SCLK low.
2) Take $\overline{C S}$ low. This enables the internal 16 -bit shift register.
3) Clock 16 bits of data into DIN, D15 first to DO last, observing the setup and hold times. Bit D15 is low, indicating a write command.
4) Take $\overline{\mathrm{CS}}$ high (while SCLK is still high after clocking in the last data bit).
5) Take SCLK low.

Figure 9 shows a write operation when 16 bits are transmitted.
If fewer or greater than 16 bits are clocked into the MAX6850 between taking $\overline{\mathrm{CS}}$ low and taking $\overline{\mathrm{CS}}$ high again, the MAX6850 stores the last 16 bits received, including the previous transmission(s). The general case is when $n$ bits (where $n>16$ ) are transmitted to the MAX6850. The last bits comprising bits $\{n-15\}$ to $\{n\}$ are retained and are parallel loaded into the 16 -bit latch as bits D15 to D0, respectively (Figure 10).

Reading Device Registers
Any register data within the MAX6850 may be read by sending a logic high to bit D15. The sequence is:

1) Take SCLK Iow.
2) Take $\overline{C S}$ low. This enables the internal 16 -bit shift register.

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller



Figure 10. Transmission of More than 16 Bits to the MAX6850


Figure 11. VFD Interface Timing Diagram
3) Clock 16 bits of data into DIN, D15 first to D0 last, observing the setup and hold times. Bit D15 is high, indicating a read command, and bits D14 through D8 contain the address of the register to read. Bits D7 to D0 contain dummy data, which is discarded.
4) Take $\overline{\mathrm{CS}}$ high. Positions $D 7$ through $D 0$ in the shift register are now loaded with the data in the register addressed by bits D15 through D8.
5) Take SCLK Iow.
6) Issue another read or write command (which can be no-op), and examine the bit stream at DOUT; the first 8 bits contain the address of the register that was read (Note: The MSB, which was transmitted as a 1 for a read command, may read back either as a 1 or a zero). The second 8 bits are the contents of the register addressed by bits D14 through D8 in step 3.

VFD Driver Serial Interface
The VFD driver interface on the MAX6850 is a serial interface using three output pins, VFLOAD, VFCLK, and VFDOUT (Figure 11) to drive industry-standard, shiftregister, high-voltage grid/anode VFD tube drivers (Figures 4 and 6). The speed of VFCLK is 1 MHz when

OSC is 4 MHz . The maximum speed of VFCLK is 2 MHz when OSC is 8 MHz . This interface is used to transfer display data from the MAX6850 to the VFD tube driver. The serial interface bit stream output is programmable up to 84 bits, which are labeled DD0-DD83.
The functions of the three interface pins are as follows: VFCLK is the serial clock output, which shifts data on its falling edge from the MAX6850's 84-bit output shift register to VFLOAD.
VFDOUT is the serial data output. The data changes on VFCLK's falling edge, and is stable when it is sampled by the display driver on the rising edge of VFCLK.
VFLOAD is the latch-load output. VFLOAD is high to transfer data from the display tube driver's shift register to the display driver's output latch (transparent mode), and low to retain that data in the display driver's output latch.
A fourth output pin, VFBLANK, provides gating control of the tube driver. VFBLANK can be configured to be either high or low using the VBLANK polarity register (Table 28) to enable the VFD tube driver. In the default condition, VFBLANK is high to disable the VFD tube driver, which is expected to force its driver outputs low to blank the display without altering the contents of its out-

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller



Figure 12. VFD Multiplex Timing Diagram

## Table 26. Grids Register Format

| GRIDS | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Display has 1 grid: GO (always) | $0 \times 03$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| Display has 2 grids: G0 and G1 | $0 \times 03$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0x01 |
| Display has 3 grids: G0 to G2 | $0 \times 03$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0x02 |
| Display has 4 grids: G0 to G3 | 0x03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0x03 |
| UP TO | $0 \times 03$ | 0 | 0 | - | - | - | - | - | - | - |
| Display has 45 grids: G0 to G44 | $0 \times 03$ | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0x2C |
| Display has 46 grids: G0 to G45 | $0 \times 03$ | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0x2D |
| Display has 47 grids: G0 to G46 | 0x03 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0x2E |
| Display has 48 grids: G0 to G47 | 0x03 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0x2F |

put latches. In the default condition, VFBLANK is low to enable its VFD tube driver outputs to follow the state of the VFD tube driver's output latches. The VFBLANK output is used for PWM intensity control and to disable the VFD tube driver in shutdown.

## Multiplex Architecture

The multiplex engine transmits grid and anode control data to the external VFD driver using VFCLK, VFDOUT, and VFLOAD. The number of data bits $m$ transmitted is set by the user in the shift-limit register (Table 30). Figure 12 is the VFD multiplex timing diagram.

The essential rules for multiplex action are as follows:

- The external VFD driver's data latch contains the data for the current grid being displayed.
- The VFBLANK input is controlled to provide the PWM intensity control.
- The VFCLK and VFDOUT outputs are used to fill the external VFD driver's shift register with the multiplex data for the next grid, during the multiplex timeslot for the current grid.
- The VFLOAD output loads the new grid-anode data pattern at the start of its multiplex cycle.


## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

## Table 27. Intensity Register Format

| DUTY CYCLE | VFBLANK BEHAVIOR(OSC = 4MHz) | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 1/16 (min on) | High for $6.25 \mu \mathrm{~s}$, low for $6.25 \mu \mathrm{~s}$, high for $87.5 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 0 | 0 | 0 | 0 | 0xX0 |
| 2/16 | High for $6.25 \mu \mathrm{~s}$, low for $12.5 \mu \mathrm{~s}$, high for $81.25 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 0 | 0 | 0 | 1 | 0xX1 |
| 3/16 | High for $6.25 \mu \mathrm{~s}$, low for $18.75 \mu \mathrm{~s}$, high for $75 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 0 | 0 | 1 | 0 | 0xX2 |
| 4/16 | High for $6.25 \mu \mathrm{~s}$, low for $25 \mu \mathrm{~s}$, high for $68.75 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 0 | 0 | 1 | 1 | 0xX3 |
| 5/16 | High for $6.25 \mu \mathrm{~s}$, low for $31.25 \mu \mathrm{~s}$, high for 62.5 s | $0 \times 02$ | X | X | X | X | 0 | 1 | 0 | 0 | 0xX4 |
| 6/16 | High for $6.25 \mu \mathrm{~s}$, low for $37.5 \mu \mathrm{~s}$, high for 56.25 s | $0 \times 02$ | X | X | X | X | 0 | 1 | 0 | 1 | 0xX5 |
| 7/16 | High for $6.25 \mu \mathrm{~s}$, low for $43.75 \mu \mathrm{~s}$, high for $50 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 0 | 1 | 1 | 0 | 0xX6 |
| 8/16 | High for $6.25 \mu \mathrm{~s}$, low for $50 \mu \mathrm{~s}$, high for $43.75 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 0 | 1 | 1 | 1 | 0xX7 |
| 9/16 | High for $6.25 \mu \mathrm{~s}$, low for $56.25 \mu \mathrm{~s}$, high for 37.5 H | 0x02 | X | X | X | X | 1 | 0 | 0 | 0 | 0xX8 |
| 10/16 | High for $6.25 \mu \mathrm{~s}$, low for $62.5 \mu \mathrm{~s}$, high for $31.25 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 1 | 0 | 0 | 1 | 0xX9 |
| 11/16 | High for $6.25 \mu \mathrm{~s}$, low for $68.75 \mu \mathrm{~s}$, high for $25 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 1 | 0 | 1 | 0 | 0xXA |
| 12/16 | High for $6.25 \mu \mathrm{~s}$, low for $75 \mu \mathrm{~s}$, high for $18.75 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 1 | 0 | 1 | 1 | 0xXB |
| 13/16 | High for $6.25 \mu \mathrm{~s}$, low for $81.25 \mu \mathrm{~s}$, high for 12.5 us | 0x02 | X | X | X | X | 1 | 1 | 0 | 0 | 0xXC |
| 14/16 | High for $6.25 \mu \mathrm{~s}$, low for $87.5 \mu \mathrm{~s}$, high for $6.25 \mu \mathrm{~s}$ | $0 \times 02$ | X | X | X | X | 1 | 1 | 0 | 1 | 0xXD |
| 15/16 | High for $6.25 \mu \mathrm{~s}$, low for $93.75 \mu \mathrm{~s}$ | $0 \times 02$ | X | X | X | X | 1 | 1 | 1 | 0 | 0xXE |
| 15/16 (max on) | High for $6.25 \mu \mathrm{~s}$, low for $93.75 \mu \mathrm{~s}$ | 0x02 | X | X | X | X | 1 | 1 | 1 | 1 | 0xXF |

## Grids Register

The grids register sets how many grids are multiplexed from 1 to 48 (Table 26).
When the grids register is written, the external VFD tube driver is presumed to contain invalid data. The VFBLANK output is used to disable the VFD tube driver for the first multiplex cycle after exiting shutdown, clearing any invalid data. The next multiplex cycle uses newly sent, valid data. If the grids register is written with an out-of-range value of $0 \times 30$ to $0 \times F F$, then the value $0 \times 2 \mathrm{~F}$ is stored instead.

## Intensity Register

Digital control of display brightness is provided by pulse-width modulation of the tube blanking time, which is controlled by the lower nibble of the intensity register (Table 27). The modulator scales the VFBLANK output in 15 steps from a minimum of $1 / 16$ up to $15 / 16$ of each grid's multiplex period. Figure 13 shows the modulator behavior when the VFBLANK polarity register is set to
$0 \times 00$ (Table 28), so VFBLANK is high to disable (blank) the display.
The minimum off-time period of a $1 / 16$ multiplex period ( $6.25 \mu \mathrm{~s}$ with OSC $=4 \mathrm{MHz}$ ) is always at the start of the multiplex cycle. This allows time for slow display drivers to turn off, and slow display phosphors time to decay between grids. Thus, image ghosting is avoided. If a display has very slow phosphor, then the allowed decay time can be doubled by not using a 15/16 duty cycle.

VFBLANK Polarity Register The VFBLANK polarity register sets the active level of the VFBLANK output pin (Table 28).

No-Op Register
A write to the no-op register is ignored.

## Display-Test and Device ID Register

Writing the display-test and device ID register switches the drivers between one of two modes: normal and display test. Display-test mode turns all segments and

4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller


Figure 13. BLANK and Intensity Timing Diagram

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 28. VFBLANK Polarity Register Format

| GRIDS | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| VFBLANK is high to disable the display. | $0 \times 01$ | X | X | X | X | X | X | 0 | 0 | 0xX0 |
| VFBLANK is low to disable the display. | 0x01 | X | X | X | X | X | X | 1 | 0 | 0xX2 |

Table 29. Display-Test and Device ID Register Format

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Normal operation | $0 \times 07$ | X | X | X | X | X | X | X | 0 |
| Display test | 0x07 | X | X | X | X | X | X | X | 1 |
| Read MAX6850 device ID and display test status | $0 \times 87$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | DT |

Table 30. Shift-Limit Register Format

| SHIFT LIMIT | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Minimum setting example (01) | 0x0E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $0 \times 01$ |
| Maximum setting example (83 or 0x53) | 0x0E | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0x53 |

annunciators on and sets the duty cycle to $7 / 16$ (halfpower) (Table 29).
Reading the display-test and device ID register returns the MAX6850 device ID 0b0000 010 that identifies the driver type, plus the display-test status in the LSB.

Output Shift-Limit Register
The output serial interface is used to transfer display data from the MAX6850 to the display driver. The serial interface bit-stream output length is programmable up to 84 bits, which are labeled DD0-DD83. Set the number of bits with the shift-limit register, address $0 \times 0 E$. If the shift-limit register is written with an out-of-range value $0 \times 54$ to $0 \times F F$, then the value $0 \times 53$ is stored instead. Table 30 shows the shift-limit register.

## Output Map

The output map comprises 84 words of 7 -bit RAM. The output map data should be written when the MAX6850 is configured after power-up. Table 31 shows the output map RAM codes.
The output map is an indirect addressing reference table. It translates bit position in the output shift register (valid range: from zero to the value in shift-limit register OE, which has a maximum of 83) to bit function. Any output shift-register bit position may be set to any grid
character segment, DP segment, annunciator segment, or cursor segment.
The power-up default pattern for output map RAM maps a 40-digit, two-digits-per-grid display with DPs and cursors (Table 32).
If the user selects an unused map RAM entry (88-127) for an output shift-register position, then the corresponding output bit is always low (segment or grid OFF).
When selecting an invalid map RAM entry (for example, codes 48 to 83 to select annunciators in 96/2 mode, which does not support annunciators), the corresponding output bit is always low (segment or grid OFF).
If the map RAM entry corresponds to a nonexistent font segment (no action in Table 32) when the digit data is processed through the character font, then the result again is zero (segment or grid OFF).
The output map data is indirectly accessed by an autoincrementing output map address pointer in the MAX6850 at address 0x06. The output map address pointer can be written (i.e., set to an address between $0 \times 00$ and $0 \times 53$ ) but cannot be read back. The output map data is written and read back through the output map address pointer.

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 31. Output Map RAM Codes

| OUTPUT MAP RAM CONTENT | ADDRESS RANGE | ADDRESSED FUNCTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 to 47 | 48 grids | Grid 0 to grid 47 |  |  |
| 48 | 17 character segments <br> Digits 0 to 47 only 1st row | 7-segment a | 14-segment a | 16-segment a 1 |
| 49 |  | 7 -segment b | 14-segment b | 16 -segment b |
| 50 |  | 7-segment c | 14-segment c | 16 -segment c |
| 51 |  | 7 -segment d | 14 -segment d | 16 -segment d2 |
| 52 |  | 7-segment e | 14-segment e | 16-segment e |
| 53 |  | 7 -segment f | 14 -segment $f$ | 16 -segment f |
| 54 |  | 7 -segment g | 14-segment g1 | 16 -segment g1 |
| 55 |  | No action | 14-segment g2 | 16 -segment g2 |
| 56 |  | No action | 14-segment h | 16 -segment h |
| 57 |  | No action | 14-segment I | 16-segment I |
| 58 |  | No action | 14-segment j | 16-segment j |
| 59 |  | No action | 14-segment k | 16-segment k |
| 60 |  | No action | 14-segment I | 16-segment I |
| 61 |  | No action | 14-segment m | 16-segment m |
| 62 |  | No action | No action | 16-segment a2 |
| 63 |  | No action | No action | 16 -segment d1 |
| 64 |  | 7-segment dp | 14-segment dp | 16 -segment dp |
| 65 | 17 character segments | 7-segment a | 14-segment a | 16-segment a 1 |
| 66 |  | 7 -segment b | 14-segment b | 16 -segment b |
| 67 |  | 7-segment c | 14-segment c | 16 -segment c |
| 68 |  | 7 -segment d | 14 -segment d | 16 -segment d2 |
| 69 |  | 7 -segment e | 14-segment e | 16-segment e |
| 70 |  | 7 -segment $f$ | 14-segment f | 16 -segment f |
| 71 |  | 7 -segment g | 14-segment g1 | 16-segment g1 |
| 72 | Digits 0 to 47 only 2nd row <br> Only valid for 96/2 mode (display mode select bit $\mathrm{M}=1$ ) | No action | 14-segment g2 | 16-segment g2 |
| 73 |  | No action | 14 -segment h | 16-segment h |
| 74 |  | No action | 14-segment I | 16-segment I |
| 75 |  | No action | 14-segment j | 16-segment j |
| 76 |  | No action | 14-segment k | 16-segment k |
| 77 |  | No action | 14-segment I | 16-segment I |
| 78 |  | No action | 14-segment m | 16-segment m |
| 79 |  | No action | No action | 16-segment a2 |
| 80 |  | No action | No action | 16-segment d1 |
| 81 |  | 7-segment dp | 14-segment dp | 16 -segment dp |

# 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 

Table 31. Output Map RAM Codes (continued)

| OUTPUT MAP RAM <br> CONTENT | ADDRESS RANGE | ADDRESSED FUNCTION |
| :---: | :---: | :---: |
| 82 to 85 | 4 annunciators <br> Only valid for 48/1 mode <br> (display mode select bit $\mathrm{M}=0)$ | Annunciator A1 to annunciator A4 |
| 86 | Cursor | Cursor segment for digits 0 to 47 on 1st row |
| 87 | Cursor <br> Only valid for 96/2 mode <br> (display mode select bit $\mathrm{M}=1)$ | Cursor segment for digits 0 to 47 on 2nd row |
| 88 to 127 | Unused | No action |

Table 33 shows how to set the output map address pointer to a value within the acceptable range. Bit D7 is set to denote that the user is writing the output map address pointer. If the user attempts to set the output map address to one of the out-of-range addresses by writing data in range 0xD4 to 0xFF, then address 0x00 is set instead.
After the last data location $0 \times 53$ has been written, further output map data entries are ignored until the output map address pointer is reset.
The output map data can be written to the address set by the output map address pointer. Bit D7 is clear to denote that the user is writing actual output map data. The output map address pointer is autoincremented after the output map data has been written to the current location. If the user writes the output map data in the RAM order, then the output map address pointer need only be set once, or even not at all as the address is set to $0 \times 00$ as power-up default (Table 34).
The output map data can be read by reading address $0 \times 86$. The 7 -bit output map data at the address set by the output map address pointer is read back, with the MSB clear. The output map address pointer is autoincremented after the output map data has been read from the current location, in the same way as for a write (Table 35).

Filament Drive
The VFD filament is typically driven with an AC waveform, supplied by a center-tapped 50 Hz or 60 Hz power transformer as part of the system power supply. However, if the system has only DC supplies available,
the filament must be powered by a DC-to-AC or DC-toDC converter.
The MAX6850 can generate the waveforms on the PHASE1 and PHASE2 outputs to drive the VFD filament using a full bridge (push-pull drive). The PHASE1 and PHASE2 outputs can be used as general-purpose outputs if the filament drive is not required. The bridge drive transistors are external, but the waveforms are generated by the MAX6850.
The waveform generation uses PWM to set the effective RMS voltage across the filament, as a fraction of the external supply voltage (Figure 14) (Table 36). The filament switching frequency is synchronized to the multiplex scan clock, eliminating beating artifacts due to differing filament and multiplex frequencies.
The PWM duty cycle is controlled by the filament dutycycle register (Table 37). The effective RMS voltage across the filament is given by the expression:
VRMS $=$ FilOn $\times\left(V_{\text {FIL }}-V_{\text {LO-BRIDGE }}-\right.$ Vhil-BRIDGE $/ 200$ or, rearranged:
Duty $=200 \times$ V $_{\text {RMS }} /($ V FIL - VLO-BRIDGE - VHI-BRIDGE ) where:
FilOn is the number to store in the filament duty-cycle register, address 0x09.
$V_{\text {FIL }}$ is the supply voltage to the filament driver bridge (V). $V_{\text {RMS }}$ is the specified nominal filament supply voltage (V).
VLO-BRIDGE is the voltage drop across a low-side bridge driver (V).
Vhi-bridge is the voltage drop across a high-side bridge driver (V).

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 32. Output Map RAM Initial Power-Up Status

| OUTPUT MAP RAM ADDRESS | POWER-UP DEFAULT CONTENT | ADDRESSED FUNCTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 to 39 | 0 to 39 (in order) | Grid 0 to grid 39 |  |  |
| 40 | 48 | 7-segment a | 14-segment a | 16-segment a 1 |
| 41 | 49 | 7 -segment b | 14-segment b | 16 -segment b |
| 42 | 50 | 7 -segment c | 14 -segment c | 16 -segment c |
| 43 | 51 | 7 -segment d | 14 -segment d | 16 -segment d2 |
| 44 | 52 | 7-segment e | 14-segment e | 16-segment e |
| 45 | 53 | 7 -segment $f$ | 14 -segment $f$ | 16 -segment f |
| 46 | 54 | 7 -segment g | 14-segment g1 | 16-segment g1 |
| 47 | 55 | No action | 14-segment g2 | 16-segment g2 |
| 48 | 56 | No action | 14-segment h | 16-segment h |
| 49 | 57 | No action | 14-segment I | 16-segment I |
| 50 | 58 | No action | 14-segment j | 16-segment j |
| 51 | 59 | No action | 14-segment k | 16-segment k |
| 52 | 60 | No action | 14-segment I | 16-segment I |
| 53 | 61 | No action | 14-segment m | 16-segment m |
| 54 | 62 | No action | No action | 16-segment a2 |
| 55 | 63 | No action | No action | 16 -segment d2 |
| 56 | 64 | 7-segment dp | 14-segment dp | 16 -segment dp |
| 57 | 65 | 7-segment a | 14-segment a | 16-segment a1 |
| 58 | 66 | 7 -segment b | 14-segment b | 16 -segment b |
| 59 | 67 | 7 -segment c | 14 -segment c | 16 -segment c |
| 60 | 68 | 7 -segment d | 14 -segment d | 16 -segment d1 |
| 61 | 69 | 7-segment e | 14-segment e | 16 -segment e |
| 62 | 70 | 7 -segment f | 14 -segment f | 16 -segment f |
| 63 | 71 | 7-segment g | 14-segment g1 | 16-segment g1 |
| 64 | 72 | No action | 14-segment g2 | 16 -segment g2 |
| 65 | 73 | No action | 14-segment h | 16-segment h |
| 66 | 74 | No action | 14-segment I | 16-segment I |
| 67 | 75 | No action | 14-segment j | 16-segment j |
| 68 | 76 | No action | 14-segment k | 16-segment k |
| 69 | 77 | No action | 14-segment I | 16-segment I |
| 70 | 78 | No action | 14-segment m | 16-segment m |
| 71 | 79 | No action | No action | 16-segment a2 |
| 72 | 80 | No action | No action | 16 -segment d1 |
| 73 | 81 | 7-segment dp | 14-segment dp | 16-segment dp |
| 74 | 86 (Note: Value is not 82.) | Cursor segment for digits 0 to 47 1st row |  |  |
| 75 | 87 (Note: Value is not 83.) | Cursor segment for digits 0 to 47 2nd row |  |  |
| 76 to 83 | 127 | No action |  |  |

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 33. Setting Output Map Address Pointer

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Set output map address to minimum ( $0 \times 00$ ) with data 0x80. (Note that this address is set as a power-up default.) | $0 \times 06$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Set output map address to maximum 0x53 with data 0xD3. | 0x06 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |

Table 34. Writing Output Map Data

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write output map data; output map address pointer is autoincremented after the output map data has been written to the current location. | 0x06 | 0 | 7 bits of output map data |  |  |  |  |  |  |

## Table 35. Reading Output Map Data

| MODE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read output map data; output map address pointer is autoincremented after the output map data has been read from the current location. | $0 \times 86$ | 0 | 7 bits of output map data |  |  |  |  |  |  |

## Table 36. Filament Bridge Driver Timing

| TIMING POINT | PHASE1 BEHAVIOR | PHASE2 BEHAVIOR | $\begin{aligned} & \text { EXAMPLE } 1 \\ & \text { DUTY = } 1 \text { (MIN) } \end{aligned}$ | EXAMPLE 2 <br> DUTY = $\mathbf{1 0 0}$ | EXAMPLE 3 <br> DUTY = 198 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (A) | Low for (199-FilOn) cycles | Low for (199-FilOn) cycles | 198 | 99 | 1 |
| (B) | Low for (FilOn) cycles | High for (FilOn) cycles | 1 | 100 | 198 |
| (C) | Low for (2) cycles | Low for (2) cycles | 2 | 2 | 2 |
| (D) | High for (FilOn) cycles | Low for (FilOn) cycles | 1 | 100 | 198 |
| (E) | Low for (199-FilOn) cycles | Low for (199-FilOn) cycles | 198 | 99 | 1 |
| $\begin{gathered} \text { Total 4MHz } \\ \text { cycles } \\ (\mathrm{OSC}=4 \mathrm{MHz}) \\ \hline \end{gathered}$ | 400 cycles $=100 \mu \mathrm{~s}$ | 400 cycles $=100 \mu \mathrm{~s}$ | $\begin{gathered} 400 \text { cycles }= \\ 100 \mu \mathrm{~s} \end{gathered}$ | $\begin{gathered} 400 \text { cycles }= \\ 100 \mu \mathrm{~s} \end{gathered}$ | $\begin{gathered} 400 \text { cycles }= \\ 100 \mu \mathrm{~s} \end{gathered}$ |

# 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 

Table 37. Filament Duty-Cycle Register Format

| FILAMENT DUTY CYCLE | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Minimum setting example (01) | 0x09 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $0 \times 01$ |
| Maximum setting example (199 or 0xC7) | 0x09 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $0 \times C 7$ |



Figure 14. Filament Bridge Driver Timing Waveforms


Figure 15. Filament Bridge Driver (MOSFET)

The minimum commutation time, shown at ( C ) in Figure 14 , is set by ( $2 / \mathrm{OSC}$ )s ( 500 ns when OSC $=4 \mathrm{MHz}$ ) to ensure that shoot-through currents cannot flow during phase reversal. Otherwise, the duty cycle of the bridge (total on time: total time) sets the RMS voltage across the filament. This technique provides a low-cost AC filament supply when using a regulated supply higher than the RMS voltage rating of the filament.
Figure 15 shows the external components required for the filament driver using a FET bridge.

PHASE1 and PHASE2 Outputs
PHASE1 and PHASE2 can be individually programmed as one of four output types (Tables 38, 39).
When using the filament drive, first ensure that the filament duty-cycle register 0x09 is set to the correct value before configuring the PHASE1 and PHASE2 outputs to
be filament drives. To stop the filament drive, program either PHASE1 or PHASE2 (or both) to be logic-low gen-eral-purpose outputs. Both PHASE1 and PHASE2 outputs come out of power-on-reset in logic-low condition.

## PUMP Output

The PUMP output can be programmed as one of four output types (Table 40).

## PORTO and PORT1 Outputs

PORTO and PORT1 can be individually programmed as one of eight output types (Tables 41, 42). The PORT1 choices are similar to the PORTO choices, except that the last four items are invert logic. PORTO output comes out of power-on-reset in logic-low condition, whereas PORT1 output initializes high.
The PORTO and PORT1 shutdown outputs allow external hardware (for example, a DC-DC converter power supply for VFD) to be disabled by the MAX6850 when the MAX6850 is shut down.
The $625 \mathrm{~Hz}, 1250 \mathrm{~Hz}$, and 2500 Hz outputs can drive a piezo sounder either from PORTO or PORT1 alone, or by both ports together as bridge drive. For bridge drive, the sounder is connected between PORTO and PORT1, taking advantage of the PORT1 output being inverted with respect to PORTO. Select different frequencies for PORTO and PORT1 to obtain a wider range of sounds when bridge drive is used.

Multiplex Clock and Blink Timing
The OSC1 and OSC2 inputs set the multiplex and blink timing for the display driver. Connect an external resistor from OSC2 to GND and an external capacitor Cosc from OSC1 to GND to set the frequency of the internal RC oscillator. Alternatively, overdrive OSC1 with an external TTL or CMOS clock. If an exact blink rate or multiplex period is required, use an external clock ranging between 2 MHz and 8 MHz to drive OSC1.
The multiplex clock frequency determines the multiplex scan rate and the blink timing. The display scan rate is $\{$ OSC / $400 /(1+$ grids register value)\}. There are 400 OSC cycles per digit multiplex period. For example, with OSC $=4 \mathrm{MHz}$, each display digit is enabled for $100 \mu \mathrm{~s}$. For a 40 -grid display tube (grids register value $=39$ or $0 \times 27$ ), the display scan rate is 250 Hz .

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Table 38. PHASE1 Register Format

| PHASE1 BEHAVIOR | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| General-purpose output, logic 0 . This is the power-up condition. | 0x0A | X | X | X | X | X | X | 0 | 0 | $0 \times X 0$ |
| General-purpose output, logic 1. | 0x0A | X | X | X | X | X | X | 0 | 1 | $0 \times X 1$ |
| Output gives blink status: zero if blink phase P0; 1 if blink phase P1. | 0x0A | X | X | X | X | X | X | 1 | 0 | $0 \times X 2$ |
| Filament drive PHASE1 (logic 0 during shutdown). | 0x0A | X | X | X | X | X | X | 1 | 1 | $0 \times X 3$ |

## Table 39. PHASE2 Register Format

| PHASE2 BEHAVIOR | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| General-purpose output, logic 0 . This is the power-up condition. | 0x0B | X | X | X | X | X | X | 0 | 0 | $0 \times X 0$ |
| General-purpose output, logic 1. | 0x0B | X | X | X | X | X | X | 0 | 1 | $0 \times X 1$ |
| Output gives blink status: 0 if blink phase PO; 1 if blink phase P1. | 0x0B | X | X | X | X | X | X | 1 | 0 | $0 \times X 2$ |
| Filament drive PHASE2 (logic 0 during shutdown). | 0x0B | X | X | X | X | X | X | 1 | 1 | $0 \times X 3$ |

Table 40. PUMP Register Format

| PUMP PORT BEHAVIOR | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| General-purpose output, logic 0 . This is the power-up condition. | 0x08 | X | X | X | X | X | X | 0 | 0 | $0 \times X 0$ |
| General-purpose output, logic 1. | 0x08 | X | X | X | X | X | X | 0 | 1 | 0xX1 |
| 80 kHz square-wave output ( $\mathrm{OSC}=4 \mathrm{MHz}$ ) (logic 0 during shutdown). | 0x08 | X | X | X | X | X | X | 1 | 0 | 0xX2 |
| DOUT output. | 0x08 | X | X | X | X | X | X | 1 | 1 | 0xX3 |

The BLINK output is the selectable blink period clock. It is nominally 0.5 Hz or $1 \mathrm{~Hz}(\mathrm{OSC}=4 \mathrm{MHz})$. It is low during the first half of the blink period, and high during the second half. The PORT0 and PORT1 general-purpose outputs may be programmed to be BLINK output. Synchronize the BLINK timing if desired by setting the T bit in the configuration register (Table 21).

The RC oscillator uses an external resistor Rosc and an external capacitor Cosc to set the oscillator frequency. Rosc connects from OSC2 to ground. Cosc connects from OSC1 to ground. The recommended values of Rosc and COSC set the oscillator to 4 MHz , which makes the BLINK frequencies 0.5 Hz and 1 Hz :

$$
\text { fosc }=K_{F} /(\text { Rosc } \times[\text { COSC }+ \text { CSTRAY }]) \mathrm{MHz}
$$

where:
$\mathrm{KF}=2320$

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

## Table 41. PORT0 Register Format

| PORTO PORT BEHAVIOR | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| General-purpose output, logic 0. This is the power-up condition. | 0x0C | X | X | X | X | X | 0 | 0 | 0 | 0xX0 |
| General-purpose output, logic 1. | 0x0C | X | X | X | X | X | 0 | 0 | 1 | $0 \times X 1$ |
| Output gives blink status: zero if blink phase P0; 1 if blink phase P1. | 0x0C | X | X | X | X | X | 0 | 1 | 0 | $0 \times X 2$ |
| DOUT output. | 0x0C | X | X | X | X | X | 0 | 1 | 1 | 0xX3 |
| 625 Hz square-wave output zero in shutdown. | 0x0C | X | X | X | X | X | 1 | 0 | 0 | $0 \times X 4$ |
| 1250 Hz square-wave output zero in shutdown. | 0x0C | X | X | X | X | X | 1 | 0 | 1 | $0 \times X 5$ |
| 2500 Hz square-wave output zero in shutdown. | 0x0C | X | X | X | X | X | 1 | 1 | 0 | 0xX6 |
| Output gives shutdown status: zero if shutdown mode; 1 if operating mode. | 0x0C | X | X | X | X | X | 1 | 1 | 1 | $0 \times X 7$ |

## Table 42. PORT1 Register Format

| PORT1 PORT BEHAVIOR | COMMAND ADDRESS | REGISTER DATA |  |  |  |  |  |  |  | HEX CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| General-purpose output, logic 0. | 0x0D | X | X | X | X | X | 0 | 0 | 0 | 0xX0 |
| General-purpose output, logic 1. This is the power-up condition. | 0x0D | X | X | X | X | X | 0 | 0 | 1 | $0 \times X 1$ |
| Output gives blink status: zero if blink phase PO; 1 if blink phase P1. | 0x0D | X | X | X | X | X | 0 | 1 | 0 | 0xX2 |
| DOUT output. | 0x0D | X | X | X | X | X | 0 | 1 | 1 | 0xX3 |
| Inverted 625 Hz square-wave output 1 in shutdown. | 0x0D | X | X | X | X | X | 1 | 0 | 0 | 0xX4 |
| Inverted 1250 Hz square-wave output 1 in shutdown. | $0 \times 0 \mathrm{D}$ | X | X | X | X | X | 1 | 0 | 1 | 0xX5 |
| Inverted 2500 Hz square-wave output 1 in shutdown. | 0x0D | X | X | X | X | X | 1 | 1 | 0 | 0xX6 |
| Output gives inverted shutdown status: 1 if shutdown mode; zero if operating mode. | $0 \times 0 \mathrm{D}$ | X | X | X | X | X | 1 | 1 | 1 | $0 x X 7$ |

```
ROSC \(=\) external resistor in \(k \Omega\) (allowable range \(8 k \Omega\) to 80k \(\Omega\) )
Cosc = external capacitor in pF
CSTRAY = stray capacitance from OSC1 to GND in pF, typically 2 pF
```

For OSC $=4 \mathrm{MHz}$, Rosc is $10 \mathrm{k} \Omega$ and Cosc is 56 pF . The effective value of Cosc includes not only the actual external capacitor used, but also the stray capacitance from OSC1 to GND. This capacitance is usually in the 1 pF to 5 pF range, depending on the layout used.

## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

The allowed range of fosc is 2 MHz to 8 MHz . If fosc is set too high, the internal oscillator can stop working. An internal fail-safe circuit monitors the multiplex clock and detects a slow or nonworking multiplex clock. When a slow or nonworking multiplex clock is detected, an internal fail-safe oscillator generates a replacement clock of about 200 kHz . This backup clock ensures that the VFD is not damaged by the multiplex operation halting inadvertently. The scan rate for 16 digits is about 15 Hz in fail-safe mode, and flickers. A flickering display is a good indication that there is a problem with the multiplex clock.

## Power Supplies

The MAX6850 operates from a single 2.7 V to 3.6 V power supply. Bypass the power supply to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. Add a bulk capacitor (such as a low-cost electrolytic $1 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F}$ ) if the MAX6850 is driving high current from any of the general-purpose output ports.

## Chip Information

Functional Diagram


Pin Configuration


## 4-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


