

LM3S8971 Microcontroller

DATA SHEET

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and Luminary Micro and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







Table of Contents

| | t inis document | |
|-------|---|------|
| | This Manual | |
| | d Documents | |
| | nentation Conventions | |
| 1 | Architectural Overview | |
| 1.1 | Product Features | |
| 1.2 | Target Applications | |
| 1.3 | High-Level Block Diagram | |
| 1.4 | Functional Overview | |
| 1.4.1 | ARM Cortex™-M3 | . 31 |
| 1.4.2 | Motor Control Peripherals | . 31 |
| 1.4.3 | Analog Peripherals | . 32 |
| 1.4.4 | Serial Communications Peripherals | . 33 |
| 1.4.5 | System Peripherals | . 34 |
| 1.4.6 | Memory Peripherals | |
| 1.4.7 | Additional Features | . 35 |
| 1.4.8 | Hardware Details | . 36 |
| 2 | ARM Cortex-M3 Processor Core | . 37 |
| 2.1 | Block Diagram | . 38 |
| 2.2 | Functional Description | . 38 |
| 2.2.1 | Serial Wire and JTAG Debug | |
| 2.2.2 | Embedded Trace Macrocell (ETM) | |
| 2.2.3 | Trace Port Interface Unit (TPIU) | . 39 |
| 2.2.4 | ROM Table | |
| 2.2.5 | Memory Protection Unit (MPU) | |
| 2.2.6 | Nested Vectored Interrupt Controller (NVIC) | |
| 3 | Memory Map | . 43 |
| 4 | Interrupts | . 45 |
| 5 | JTAG Interface | . 48 |
| 5.1 | Block Diagram | |
| 5.2 | Functional Description | |
| 5.2.1 | JTAG Interface Pins | . 50 |
| 5.2.2 | JTAG TAP Controller | . 51 |
| 5.2.3 | Shift Registers | |
| 5.2.4 | Operational Considerations | |
| 5.3 | Initialization and Configuration | |
| 5.4 | Register Descriptions | |
| 5.4.1 | Instruction Register (IR) | |
| 5.4.2 | Data Registers | |
| 6 | System Control | |
| 6.1 | Functional Description | |
| 6.1.1 | Device Identification | |
| 6.1.2 | Reset Control | 59 |

| | Power Control | 62 |
|---|--|-------------------|
| 6.1.4 | Clock Control | 62 |
| 6.1.5 | System Control | 64 |
| 6.2 | Initialization and Configuration | 65 |
| 6.3 | Register Map | 65 |
| 6.4 | Register Descriptions | 66 |
| 7 | Hibernation Module | 117 |
| 7.1 | Block Diagram | |
| 7.2 | Functional Description | |
| 7.2.1 | Register Access Timing | |
| 7.2.2 | Clock Source | |
| 7.2.3 | Battery Management | |
| 7.2.4 | Real-Time Clock | |
| 7.2.5 | Non-Volatile Memory | 120 |
| 7.2.6 | Power Control | 120 |
| 7.2.7 | Interrupts and Status | 120 |
| 7.3 | Initialization and Configuration | |
| 7.3.1 | Initialization | |
| 7.3.2 | RTC Match Functionality (No Hibernation) | 121 |
| 7.3.3 | RTC Match/Wake-Up from Hibernation | |
| 7.3.4 | External Wake-Up from Hibernation | 122 |
| 7.3.5 | RTC/External Wake-Up from Hibernation | 122 |
| 7.4 | Register Map | 122 |
| 7.5 | Register Descriptions | 123 |
| 8 | Internal Memory | 136 |
| 8.1 | Block Diagram | |
| 8.2 | Functional Description | |
| 8.2.1 | SRAM Memory | |
| 8.2.2 | Flash Memory | |
| 8.3 | Flash Memory Initialization and Configuration | |
| 8.3.1 | Flash Programming | |
| 8.3.2 | Nonvolatile Register Programming | |
| 8.4 | Register Map | |
| 8.5 | Flash Register Descriptions (Flash Control Offset) | 140 |
| 8.6 | Flash Register Descriptions (System Control Offset) | |
| 9 | General-Purpose Input/Outputs (GPIOs) | |
| 9.1 | Functional Description | |
| | Data Control | |
| 9.1.1 | | |
| 9.1.1 9.1.2 | Interrupt Control | 161 |
| 9.1.2 | Interrupt Control | |
| 9.1.2 9.1.3 | Mode Control | 162 |
| 9.1.2 9.1.3 9.1.4 | Mode Control | 162 162 |
| 9.1.2 9.1.3 9.1.4 9.1.5 | Mode Control Commit Control Pad Control | 162 162 162 |
| 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 | Mode Control Commit Control Pad Control Identification | 162 162 163 |
| 9.1.2 9.1.3 9.1.4 9.1.5 | Mode Control Commit Control Pad Control | |

| 10 | General-Purpose Timers | 201 |
|--------------------------|---|-----|
| 10.1 | Block Diagram | 202 |
| 10.2 | Functional Description | 202 |
| 10.2.1 | GPTM Reset Conditions | 202 |
| 10.2.2 | 32-Bit Timer Operating Modes | 202 |
| 10.2.3 | 16-Bit Timer Operating Modes | 204 |
| 10.3 | Initialization and Configuration | 208 |
| 10.3.1 | 32-Bit One-Shot/Periodic Timer Mode | |
| 10.3.2 | 32-Bit Real-Time Clock (RTC) Mode | |
| 10.3.3 | 16-Bit One-Shot/Periodic Timer Mode | |
| 10.3.4 | 16-Bit Input Edge Count Mode | |
| 10.3.5 | 16-Bit Input Edge Timing Mode | |
| 10.3.6 | 16-Bit PWM Mode | |
| 10.4 | Register Map | |
| 10.5 | Register Descriptions | |
| 11 | Watchdog Timer | |
| 11.1 | Block Diagram | |
| 11.2 | Functional Description | |
| 11.3 | Initialization and Configuration | |
| 11.4 | ~ | |
| 11. 4 11.5 | Register Map | |
| | Register Descriptions | |
| 12 | Analog-to-Digital Converter (ADC) | |
| 12.1 | Block Diagram | |
| 12.2 | Functional Description | |
| 12.2.1 | Sample Sequencers | |
| 12.2.2 | Module Control | |
| 12.2.3 | Hardware Sample Averaging Circuit | |
| 12.2.4 | Analog-to-Digital Converter | |
| 12.2.5 | Test Modes | |
| 12.2.6 | Internal Temperature Sensor | |
| 12.3 | Initialization and Configuration | |
| 12.3.1 | Module Initialization | |
| 12.3.2 | Sample Sequencer Configuration | |
| 12.4 | Register Map | |
| 12.5 | Register Descriptions | 266 |
| 13 | Universal Asynchronous Receivers/Transmitters (UARTs) | 293 |
| 13.1 | Block Diagram | 294 |
| 13.2 | Functional Description | 294 |
| 13.2.1 | Transmit/Receive Logic | 294 |
| 13.2.2 | Baud-Rate Generation | 295 |
| 13.2.3 | Data Transmission | 296 |
| 13.2.4 | Serial IR (SIR) | 296 |
| 13.2.5 | FIFO Operation | 297 |
| 13.2.6 | Interrupts | 297 |
| 13.2.7 | Loopback Operation | |
| 13.2.8 | IrDA SIR block | |
| 13.3 | Initialization and Configuration | 298 |
| 13.4 | Register Map | |

| 13.5 | Register Descriptions | 300 |
|--------------------------|---|-------------|
| 14 | Synchronous Serial Interface (SSI) | 334 |
| 14.1 | Block Diagram | |
| 14.2 | Functional Description | 334 |
| 14.2.1 | Bit Rate Generation | 335 |
| 14.2.2 | FIFO Operation | 335 |
| 14.2.3 | Interrupts | 335 |
| 14.2.4 | Frame Formats | 336 |
| 14.3 | Initialization and Configuration | 343 |
| 14.4 | Register Map | 344 |
| 14.5 | Register Descriptions | 345 |
| 15 | Controller Area Network (CAN) Module | 371 |
| 15.1 | Controller Area Network Overview | |
| 15.2 | Controller Area Network Features | 371 |
| 15.3 | Controller Area Network Block Diagram | 372 |
| 15.4 | Controller Area Network Functional Description | 373 |
| 15.4.1 | Initialization | 373 |
| 15.4.2 | Operation | 374 |
| 15.4.3 | Transmitting Message Objects | 374 |
| 15.4.4 | Configuring a Transmit Message Object | 374 |
| 15.4.5 | Updating a Transmit Message Object | 375 |
| 15.4.6 | Accepting Received Message Objects | 375 |
| 15.4.7 | Receiving a Data Frame | 376 |
| | Receiving a Remote Frame | |
| | Receive/Transmit Priority | |
| | Configuring a Receive Message Object | |
| | Handling of Received Message Objects | |
| | Handling of Interrupts | |
| | Bit Timing Configuration Error Considerations | |
| | Bit Time and Bit Rate | |
| | Calculating the Bit Timing Parameters | |
| 15.5 15.6 | Controller Area Network Register Map | |
| | • | |
| 16 | Ethernet Controller | |
| 16.1 | Block Diagram | |
| 16.2 | Functional Description | |
| 16.2.1 | Internal MII Operation | |
| 16.2.2 16.2.3 | PHY Configuration/Operation | |
| 16.2.3 | MAC Configuration/Operation | |
| 16.2.4 | Interrupts | |
| 16.4 | Initialization and Configuration | |
| 16. 4 16.5 | Ethernet Register Map Ethernet MAC Register Descriptions | |
| 16.6 | MII Management Register Descriptions | |
| | | |
| 17 17.1 | Analog Comparator | |
| | Block Diagram Functional Description | |
| 11.4 | 1 UIIOUUII DESUIIVUUI | → ∪0 |

| 17.2.1 | Internal Reference Programming | 457 |
|--|--|---|
| 17.3 | Initialization and Configuration | 458 |
| 17.4 | Register Map | 459 |
| 17.5 | Register Descriptions | 459 |
| 18 | Pulse Width Modulator (PWM) | 467 |
| 18.1 | Block Diagram | |
| 18.2 | Functional Description | 467 |
| 18.2.1 | PWM Timer | 467 |
| 18.2.2 | PWM Comparators | 468 |
| 18.2.3 | PWM Signal Generator | 469 |
| 18.2.4 | Dead-Band Generator | 470 |
| 18.2.5 | Interrupt/ADC-Trigger Selector | 470 |
| 18.2.6 | Synchronization Methods | 470 |
| 18.2.7 | Fault Conditions | 471 |
| 18.2.8 | Output Control Block | 471 |
| 18.3 | Initialization and Configuration | 471 |
| 18.4 | Register Map | 472 |
| 18.5 | Register Descriptions | 474 |
| 19 | Quadrature Encoder Interface (QEI) | 503 |
| 19.1 | Block Diagram | |
| 19.2 | Functional Description | |
| 19.3 | Initialization and Configuration | |
| 19.4 | Register Map | |
| 19.5 | Register Descriptions | |
| 20 | Pin Diagram | 520 |
| 21 | Signal Tables | 521 |
| 22 | Operating Characteristics | |
| 23 | Electrical Characteristics | |
| 23 .1 | DC Characteristics | |
| 23.1.1 | Maximum Ratings | |
| 23.1.2 | Recommended DC Operating Conditions | |
| 23.1.3 | On-Chip Low Drop-Out (LDO) Regulator Characteristics | |
| | Power Specifications | |
| | Flash Memory Characteristics | |
| 23.2 | AC Characteristics | |
| | | |
| ZJ.Z. I | Load Conditions | 538 |
| | Load Conditions | |
| 23.2.2 | Load Conditions | 538 |
| 23.2.2 23.2.3 | Clocks | 538 539 |
| 23.2.2 23.2.3 23.2.4 | Clocks | 538 539 540 |
| 23.2.2 23.2.3 23.2.4 23.2.5 | Clocks Analog-to-Digital Converter Analog Comparator | 538 539 540 540 |
| 23.2.2 23.2.3 23.2.4 23.2.5 23.2.6 | Clocks Analog-to-Digital Converter Analog Comparator Ethernet Controller | 538 539 540 540 543 |
| 23.2.2 23.2.3 23.2.4 23.2.5 23.2.6 23.2.7 | Clocks Analog-to-Digital Converter Analog Comparator Ethernet Controller Hibernation Module | 538 539 540 540 543 |
| 23.2.2 23.2.3 23.2.4 23.2.5 23.2.6 23.2.7 23.2.8 | Clocks Analog-to-Digital Converter Analog Comparator Ethernet Controller Hibernation Module Synchronous Serial Interface (SSI) | 538 539 540 540 543 544 545 |

| 24 | Package Information | 549 |
|-------|----------------------------------|-----|
| Α | Serial Flash Loader | 551 |
| A.1 | Serial Flash Loader | 551 |
| A.2 | Interfaces | 551 |
| A.2.1 | UART | 551 |
| A.2.2 | SSI | 551 |
| A.3 | Packet Handling | 552 |
| A.3.1 | Packet Format | 552 |
| A.3.2 | Sending Packets | 552 |
| A.3.3 | Receiving Packets | |
| A.4 | Commands | |
| A.4.1 | COMMAND_PING (0X20) | |
| A.4.2 | COMMAND_GET_STATUS (0x23) | |
| A.4.3 | COMMAND_DOWNLOAD (0x21) | |
| A.4.4 | COMMAND_SEND_DATA (0x24) | |
| A.4.5 | COMMAND_RUN (0x22) | |
| A.4.6 | COMMAND_RESET (0x25) | 554 |
| В | Register Quick Reference | 556 |
| С | Ordering and Contact Information | 576 |
| C.1 | Ordering Information | |
| C.2 | Kits | 576 |
| C.3 | Company Information | 576 |
| C.4 | Support Information | 577 |
| | | |

List of Figures

| Figure 1-1. | Stellaris® 8000 Series High-Level Block Diagram | 30 |
|---------------|---|-----|
| Figure 2-1. | CPU Block Diagram | 38 |
| Figure 2-2. | TPIU Block Diagram | 39 |
| Figure 5-1. | JTAG Module Block Diagram | 49 |
| Figure 5-2. | Test Access Port State Machine | 52 |
| Figure 5-3. | IDCODE Register Format | 57 |
| Figure 5-4. | BYPASS Register Format | 58 |
| Figure 5-5. | Boundary Scan Register Format | 58 |
| Figure 6-1. | External Circuitry to Extend Reset | 60 |
| Figure 7-1. | Hibernation Module Block Diagram | 118 |
| Figure 8-1. | Flash Block Diagram | 136 |
| Figure 9-1. | GPIODATA Write Example | 161 |
| Figure 9-2. | GPIODATA Read Example | 161 |
| Figure 10-1. | GPTM Module Block Diagram | 202 |
| Figure 10-2. | 16-Bit Input Edge Count Mode Example | 206 |
| Figure 10-3. | 16-Bit Input Edge Time Mode Example | |
| Figure 10-4. | 16-Bit PWM Mode Example | |
| Figure 11-1. | WDT Module Block Diagram | 237 |
| Figure 12-1. | ADC Module Block Diagram | 261 |
| Figure 12-2. | Internal Temperature Sensor Characteristic | 264 |
| Figure 13-1. | UART Module Block Diagram | 294 |
| Figure 13-2. | UART Character Frame | 295 |
| Figure 13-3. | IrDA Data Modulation | 297 |
| Figure 14-1. | SSI Module Block Diagram | 334 |
| Figure 14-2. | TI Synchronous Serial Frame Format (Single Transfer) | 336 |
| Figure 14-3. | TI Synchronous Serial Frame Format (Continuous Transfer) | 337 |
| Figure 14-4. | Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 | 338 |
| Figure 14-5. | Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 | 338 |
| Figure 14-6. | Freescale SPI Frame Format with SPO=0 and SPH=1 | 339 |
| Figure 14-7. | Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 | 340 |
| Figure 14-8. | Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 | 340 |
| Figure 14-9. | Freescale SPI Frame Format with SPO=1 and SPH=1 | 341 |
| Figure 14-10. | MICROWIRE Frame Format (Single Frame) | 342 |
| Figure 14-11. | MICROWIRE Frame Format (Continuous Transfer) | 343 |
| Figure 14-12. | MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements | 343 |
| Figure 15-1. | CAN Module Block Diagram | |
| Figure 15-2. | CAN Bit Time | 379 |
| Figure 16-1. | Ethernet Controller Block Diagram | 413 |
| Figure 16-2. | Ethernet Controller | 413 |
| Figure 16-3. | Ethernet Frame | 415 |
| Figure 17-1. | Analog Comparator Module Block Diagram | 456 |
| Figure 17-2. | Structure of Comparator Unit | |
| Figure 17-3. | Comparator Internal Reference Structure | |
| Figure 18-1. | PWM Module Block Diagram | |
| Figure 18-2. | PWM Count-Down Mode | 468 |
| Figure 18-3. | PWM Count-Up/Down Mode | 469 |

| Figure 18-4. | PWM Generation Example In Count-Up/Down Mode | 469 |
|---------------|---|-----|
| Figure 18-5. | PWM Dead-Band Generator | 470 |
| Figure 19-1. | QEI Block Diagram | 503 |
| Figure 19-2. | Quadrature Encoder and Velocity Predivider Operation | 505 |
| Figure 20-1. | Pin Connection Diagram | 520 |
| Figure 23-1. | Load Conditions | 538 |
| Figure 23-2. | External XTLP Oscillator Characteristics | 542 |
| Figure 23-3. | Hibernation Module Timing | 543 |
| Figure 23-4. | SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement | 544 |
| Figure 23-5. | SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer | 544 |
| Figure 23-6. | SSI Timing for SPI Frame Format (FRF=00), with SPH=1 | 545 |
| Figure 23-7. | JTAG Test Clock Input Timing | 546 |
| Figure 23-8. | JTAG Test Access Port (TAP) Timing | 546 |
| Figure 23-9. | JTAG TRST Timing | 546 |
| Figure 23-10. | External Reset Timing (RST) | 547 |
| Figure 23-11. | Power-On Reset Timing | 548 |
| Figure 23-12. | Brown-Out Reset Timing | 548 |
| Figure 23-13. | Software Reset Timing | 548 |
| Figure 23-14. | Watchdog Reset Timing | 548 |
| Figure 24-1. | 100-Pin LQFP Package | 549 |

List of Tables

| Table 1. | Documentation Conventions | 21 |
|-------------|--|-----|
| Table 3-1. | Memory Map | 43 |
| Table 4-1. | Exception Types | 45 |
| Table 4-2. | Interrupts | 46 |
| Table 5-1. | JTAG Port Pins Reset State | 50 |
| Table 5-2. | JTAG Instruction Register Commands | 55 |
| Table 6-1. | System Control Register Map | 65 |
| Table 7-1. | Hibernation Module Register Map | 122 |
| Table 8-1. | Flash Protection Policy Combinations | 138 |
| Table 8-2. | Flash Resident Registers | 139 |
| Table 8-3. | Flash Register Map | 139 |
| Table 9-1. | GPIO Pad Configuration Examples | 163 |
| Table 9-2. | GPIO Interrupt Configuration Example | 163 |
| Table 9-3. | GPIO Register Map | 165 |
| Table 10-1. | 16-Bit Timer With Prescaler Configurations | 205 |
| Table 10-2. | Timers Register Map | 211 |
| Table 11-1. | Watchdog Timer Register Map | 238 |
| Table 12-1. | Samples and FIFO Depth of Sequencers | 261 |
| Table 12-2. | ADC Register Map | 265 |
| Table 13-1. | UART Register Map | 299 |
| Table 14-1. | SSI Register Map | 344 |
| Table 15-1. | Transmit Message Object Bit Settings | 375 |
| Table 15-2. | Receive Message Object Bit Settings | 377 |
| Table 15-3. | CAN Protocol Ranges | 379 |
| Table 15-4. | CAN Register Map | 382 |
| Table 16-1. | TX & RX FIFO Organization | 416 |
| Table 16-2. | Ethernet Register Map | 419 |
| Table 17-1. | Comparator 0 Operating Modes | 457 |
| Table 17-2. | Internal Reference Voltage and ACREFCTL Field Values | 458 |
| Table 17-3. | Analog Comparators Register Map | 459 |
| Table 18-1. | PWM Register Map | 472 |
| Table 19-1. | QEI Register Map | 506 |
| Table 21-1. | Signals by Pin Number | 521 |
| Table 21-2. | Signals by Signal Name | 525 |
| Table 21-3. | Signals by Function, Except for GPIO | 529 |
| Table 21-4. | GPIO Pins and Alternate Functions | 532 |
| Table 22-1. | Temperature Characteristics | 534 |
| Table 22-2. | Thermal Characteristics | 534 |
| Table 23-1. | Maximum Ratings | 535 |
| Table 23-2. | Recommended DC Operating Conditions | 535 |
| Table 23-3. | LDO Regulator Characteristics | 536 |
| Table 23-4. | Detailed Power Specifications | 537 |
| Table 23-5. | Flash Memory Characteristics | |
| Table 23-6. | Phase Locked Loop (PLL) Characteristics | 538 |
| Table 23-7. | Clock Characteristics | 538 |
| Table 23-8 | Crystal Characteristics | 539 |

| Table 23-9. | ADC Characteristics | . 539 |
|--------------|--|-------|
| Table 23-10. | Analog Comparator Characteristics | . 540 |
| Table 23-11. | Analog Comparator Voltage Reference Characteristics | . 540 |
| Table 23-12. | 100BASE-TX Transmitter Characteristics | . 540 |
| Table 23-13. | 100BASE-TX Transmitter Characteristics (informative) | . 540 |
| Table 23-14. | 100BASE-TX Receiver Characteristics | . 540 |
| Table 23-15. | 10BASE-T Transmitter Characteristics | . 541 |
| Table 23-16. | 10BASE-T Transmitter Characteristics (informative) | . 541 |
| Table 23-17. | 10BASE-T Receiver Characteristics | . 541 |
| Table 23-18. | Isolation Transformers | . 541 |
| Table 23-19. | Ethernet Reference Crystal | . 542 |
| Table 23-20. | External XTLP Oscillator Characteristics | . 543 |
| Table 23-21. | Hibernation Module Characteristics | |
| Table 23-22. | SSI Characteristics | . 544 |
| Table 23-23. | JTAG Characteristics | |
| Table 23-24. | GPIO Characteristics | |
| Table 23-25. | Reset Characteristics | . 547 |
| Table C-1. | Part Ordering Information | . 576 |

List of Registers

| System Coı | ntrol | |
|--------------|---|-----|
| Register 1: | Device Identification 0 (DID0), offset 0x000 | 67 |
| Register 2: | Brown-Out Reset Control (PBORCTL), offset 0x030 | |
| Register 3: | LDO Power Control (LDOPCTL), offset 0x034 | 70 |
| Register 4: | Raw Interrupt Status (RIS), offset 0x050 | 71 |
| Register 5: | Interrupt Mask Control (IMC), offset 0x054 | 72 |
| Register 6: | Masked Interrupt Status and Clear (MISC), offset 0x058 | 73 |
| Register 7: | Reset Cause (RESC), offset 0x05C | 74 |
| Register 8: | Run-Mode Clock Configuration (RCC), offset 0x060 | 75 |
| Register 9: | XTAL to PLL Translation (PLLCFG), offset 0x064 | |
| Register 10: | Run-Mode Clock Configuration 2 (RCC2), offset 0x070 | 80 |
| Register 11: | Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 | 82 |
| Register 12: | Device Identification 1 (DID1), offset 0x004 | 83 |
| Register 13: | Device Capabilities 0 (DC0), offset 0x008 | 85 |
| Register 14: | Device Capabilities 1 (DC1), offset 0x010 | 86 |
| Register 15: | Device Capabilities 2 (DC2), offset 0x014 | 88 |
| Register 16: | Device Capabilities 3 (DC3), offset 0x018 | 90 |
| Register 17: | Device Capabilities 4 (DC4), offset 0x01C | 92 |
| Register 18: | Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 | 94 |
| Register 19: | Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 | 96 |
| Register 20: | Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 | 98 |
| Register 21: | Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 | 100 |
| Register 22: | Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 | 102 |
| Register 23: | Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 | 104 |
| Register 24: | Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 | 106 |
| Register 25: | Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 | 108 |
| Register 26: | Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 | 110 |
| Register 27: | Software Reset Control 0 (SRCR0), offset 0x040 | 112 |
| Register 28: | Software Reset Control 1 (SRCR1), offset 0x044 | 113 |
| Register 29: | Software Reset Control 2 (SRCR2), offset 0x048 | |
| Hibernation | Module | |
| Register 1: | Hibernation RTC Counter (HIBRTCC), offset 0x000 | |
| Register 2: | Hibernation RTC Match 0 (HIBRTCM0), offset 0x004 | |
| Register 3: | Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 | 126 |
| Register 4: | Hibernation RTC Load (HIBRTCLD), offset 0x00C | 127 |
| Register 5: | Hibernation Control (HIBCTL), offset 0x010 | |
| Register 6: | Hibernation Interrupt Mask (HIBIM), offset 0x014 | 130 |
| Register 7: | Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 | 131 |
| Register 8: | Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C | 132 |
| Register 9: | Hibernation Interrupt Clear (HIBIC), offset 0x020 | 133 |
| Register 10: | Hibernation RTC Trim (HIBRTCT), offset 0x024 | 134 |
| Register 11: | Hibernation Data (HIBDATA), offset 0x030-0x12C | 135 |
| Internal Me | mory | |
| Register 1: | Flash Memory Address (FMA), offset 0x000 | |
| Register 2: | Flash Memory Data (FMD), offset 0x004 | 142 |

| Register 3: | Flash Memory Control (FMC), offset 0x008 | 143 |
|--------------|---|-----|
| Register 4: | Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C | 145 |
| Register 5: | Flash Controller Interrupt Mask (FCIM), offset 0x010 | 146 |
| Register 6: | Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 | 147 |
| Register 7: | USec Reload (USECRL), offset 0x140 | 148 |
| Register 8: | Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 | 149 |
| Register 9: | Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 | 150 |
| Register 10: | User Debug (USER_DBG), offset 0x1D0 | 151 |
| Register 11: | User Register 0 (USER_REG0), offset 0x1E0 | 152 |
| Register 12: | User Register 1 (USER_REG1), offset 0x1E4 | |
| Register 13: | Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 | 154 |
| Register 14: | Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 | 155 |
| Register 15: | Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C | 156 |
| Register 16: | Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 | 157 |
| Register 17: | Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 | 158 |
| Register 18: | Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C | 159 |
| General-Pu | rpose Input/Outputs (GPIOs) | 160 |
| Register 1: | GPIO Data (GPIODATA), offset 0x000 | |
| Register 2: | GPIO Direction (GPIODIR), offset 0x400 | |
| Register 3: | GPIO Interrupt Sense (GPIOIS), offset 0x404 | |
| Register 4: | GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 | |
| Register 5: | GPIO Interrupt Event (GPIOIEV), offset 0x40C | |
| Register 6: | GPIO Interrupt Mask (GPIOIM), offset 0x410 | |
| Register 7: | GPIO Raw Interrupt Status (GPIORIS), offset 0x414 | |
| Register 8: | GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 | |
| Register 9: | GPIO Interrupt Clear (GPIOICR), offset 0x41C | |
| Register 10: | GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 | |
| Register 11: | GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 | |
| Register 12: | GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 | |
| Register 13: | GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 | |
| Register 14: | GPIO Open Drain Select (GPIOODR), offset 0x50C | |
| Register 15: | GPIO Pull-Up Select (GPIOPUR), offset 0x510 | 182 |
| Register 16: | GPIO Pull-Down Select (GPIOPDR), offset 0x514 | |
| Register 17: | GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 | 184 |
| Register 18: | GPIO Digital Enable (GPIODEN), offset 0x51C | 185 |
| Register 19: | GPIO Lock (GPIOLOCK), offset 0x520 | |
| Register 20: | GPIO Commit (GPIOCR), offset 0x524 | 187 |
| Register 21: | GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 | 189 |
| Register 22: | GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 | 190 |
| Register 23: | GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 | |
| Register 24: | GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC | 192 |
| Register 25: | GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 | 193 |
| Register 26: | GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 | 194 |
| Register 27: | GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 | |
| Register 28: | GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC | 196 |
| Register 29: | GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 | 197 |
| Register 30: | GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 | |
| Register 31: | GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 | |

| Register 32: | GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC | 200 |
|--------------|---|-----|
| General-Pur | pose Timers | 201 |
| Register 1: | GPTM Configuration (GPTMCFG), offset 0x000 | |
| Register 2: | GPTM TimerA Mode (GPTMTAMR), offset 0x004 | 214 |
| Register 3: | GPTM TimerB Mode (GPTMTBMR), offset 0x008 | 216 |
| Register 4: | GPTM Control (GPTMCTL), offset 0x00C | 218 |
| Register 5: | GPTM Interrupt Mask (GPTMIMR), offset 0x018 | 221 |
| Register 6: | GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C | 223 |
| Register 7: | GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 | 224 |
| Register 8: | GPTM Interrupt Clear (GPTMICR), offset 0x024 | 225 |
| Register 9: | GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 | 227 |
| Register 10: | GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C | 228 |
| Register 11: | GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 | 229 |
| Register 12: | GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 | 230 |
| Register 13: | GPTM TimerA Prescale (GPTMTAPR), offset 0x038 | 231 |
| Register 14: | GPTM TimerB Prescale (GPTMTBPR), offset 0x03C | 232 |
| Register 15: | GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 | 233 |
| Register 16: | GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 | 234 |
| Register 17: | GPTM TimerA (GPTMTAR), offset 0x048 | 235 |
| Register 18: | GPTM TimerB (GPTMTBR), offset 0x04C | 236 |
| Watchdog T | imer | 237 |
| Register 1: | Watchdog Load (WDTLOAD), offset 0x000 | |
| Register 2: | Watchdog Value (WDTVALUE), offset 0x004 | |
| Register 3: | Watchdog Control (WDTCTL), offset 0x008 | |
| Register 4: | Watchdog Interrupt Clear (WDTICR), offset 0x00C | |
| Register 5: | Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 | |
| Register 6: | Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 | |
| Register 7: | Watchdog Test (WDTTEST), offset 0x418 | |
| Register 8: | Watchdog Lock (WDTLOCK), offset 0xC00 | |
| Register 9: | Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 | |
| Register 10: | Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 | |
| Register 11: | Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 | |
| Register 12: | Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC | |
| Register 13: | Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 | |
| Register 14: | Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 | |
| Register 15: | Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 | |
| Register 16: | Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC | |
| Register 17: | Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 | |
| Register 18: | Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 | |
| Register 19: | Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 | |
| Register 20: | Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC | |
| • | igital Converter (ADC) | |
| Register 1: | ADC Active Sample Sequencer (ADCACTSS), offset 0x000 | |
| Register 2: | ADC Raw Interrupt Status (ADCRIS), offset 0x004 | |
| Register 3: | ADC Interrupt Mask (ADCIM), offset 0x008 | |
| Register 4: | ADC Interrupt Status and Clear (ADCISC), offset 0x00C | |
| Register 5: | ADC Overflow Status (ADCOSTAT), offset 0x000 | |
| Register 6: | ADC Event Multiplexer Select (ADCEMUX), offset 0x014 | |

| Register 7: | ADC Underflow Status (ADCUSTAT), offset 0x018 | 275 |
|--------------|--|-----|
| Register 8: | ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 | 276 |
| Register 9: | ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 | 277 |
| Register 10: | ADC Sample Averaging Control (ADCSAC), offset 0x030 | 278 |
| Register 11: | ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 | 279 |
| Register 12: | ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 | 281 |
| Register 13: | ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 | 284 |
| Register 14: | ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 | 284 |
| Register 15: | ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 | 284 |
| Register 16: | ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 | 284 |
| Register 17: | ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C | 285 |
| Register 18: | ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C | 285 |
| Register 19: | ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C | 285 |
| Register 20: | ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC | 285 |
| Register 21: | ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 | 286 |
| Register 22: | ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 | 286 |
| Register 23: | ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 | 287 |
| Register 24: | ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 | 287 |
| Register 25: | ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 | 289 |
| Register 26: | ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 | 290 |
| Register 27: | ADC Test Mode Loopback (ADCTMLB), offset 0x100 | 291 |
| Universal A | synchronous Receivers/Transmitters (UARTs) | 293 |
| Register 1: | UART Data (UARTDR), offset 0x000 | |
| Register 2: | UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 | 303 |
| Register 3: | UART Flag (UARTFR), offset 0x018 | 305 |
| Register 4: | UART IrDA Low-Power Register (UARTILPR), offset 0x020 | 307 |
| Register 5: | UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 | 308 |
| Register 6: | UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 | 309 |
| Register 7: | UART Line Control (UARTLCRH), offset 0x02C | 310 |
| Register 8: | UART Control (UARTCTL), offset 0x030 | 312 |
| Register 9: | UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 | |
| Register 10: | UART Interrupt Mask (UARTIM), offset 0x038 | |
| Register 11: | UART Raw Interrupt Status (UARTRIS), offset 0x03C | |
| Register 12: | UART Masked Interrupt Status (UARTMIS), offset 0x040 | |
| Register 13: | UART Interrupt Clear (UARTICR), offset 0x044 | |
| Register 14: | UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 | |
| Register 15: | UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 | |
| Register 16: | UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 | |
| Register 17: | UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC | |
| Register 18: | UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 | |
| Register 19: | UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 | |
| Register 20: | UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 | |
| Register 21: | UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC | |
| Register 22: | UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 | |
| Register 23: | UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 | |
| Register 24: | UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 | |
| Register 25: | UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC | 333 |

| Synchrono | us Serial Interface (SSI) | 334 |
|--------------|--|-----|
| Register 1: | SSI Control 0 (SSICR0), offset 0x000 | 346 |
| Register 2: | SSI Control 1 (SSICR1), offset 0x004 | 348 |
| Register 3: | SSI Data (SSIDR), offset 0x008 | 350 |
| Register 4: | SSI Status (SSISR), offset 0x00C | 351 |
| Register 5: | SSI Clock Prescale (SSICPSR), offset 0x010 | 353 |
| Register 6: | SSI Interrupt Mask (SSIIM), offset 0x014 | 354 |
| Register 7: | SSI Raw Interrupt Status (SSIRIS), offset 0x018 | 356 |
| Register 8: | SSI Masked Interrupt Status (SSIMIS), offset 0x01C | 357 |
| Register 9: | SSI Interrupt Clear (SSIICR), offset 0x020 | |
| Register 10: | SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 | 359 |
| Register 11: | SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 | 360 |
| Register 12: | SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 | 361 |
| Register 13: | SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC | 362 |
| Register 14: | SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 | 363 |
| Register 15: | SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 | 364 |
| Register 16: | SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 | 365 |
| Register 17: | SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC | 366 |
| Register 18: | SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 | 367 |
| Register 19: | SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 | 368 |
| Register 20: | SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 | 369 |
| Register 21: | SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC | 370 |
| Controller A | Area Network (CAN) Module | 371 |
| Register 1: | CAN Control (CANCTL), offset 0x000 | |
| Register 2: | CAN Status (CANSTS), offset 0x004 | |
| Register 3: | CAN Error Counter (CANERR), offset 0x008 | |
| Register 4: | CAN Bit Timing (CANBIT), offset 0x00C | |
| Register 5: | CAN Interrupt (CANINT), offset 0x010 | |
| Register 6: | CAN Test (CANTST), offset 0x014 | |
| Register 7: | CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018 | |
| Register 8: | CAN IF1 Command Request (CANIF1CRQ), offset 0x020 | |
| Register 9: | CAN IF2 Command Request (CANIF2CRQ), offset 0x080 | |
| Register 10: | CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 | |
| Register 11: | CAN IF2 Command Mask (CANIF2CMSK), offset 0x084 | 398 |
| Register 12: | CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 | |
| Register 13: | CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088 | |
| Register 14: | CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C | 402 |
| Register 15: | CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C | 402 |
| Register 16: | CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 | |
| Register 17: | CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090 | |
| Register 18: | CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 | |
| Register 19: | CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094 | |
| Register 20: | CAN IF1 Message Control (CANIF1MCTL), offset 0x038 | |
| Register 21: | CAN IF2 Message Control (CANIF2MCTL), offset 0x098 | |
| Register 22: | CAN IF1 Data A1 (CANIF1DA1), offset 0x03C | |
| Register 23: | CAN IF1 Data A2 (CANIF1DA2), offset 0x040 | |
| Register 24: | CAN IF1 Data B1 (CANIF1DB1), offset 0x044 | |
| Register 25: | CAN IF1 Data B2 (CANIF1DB2), offset 0x048 | |

| Register 26: | CAN IF2 Data A1 (CANIF2DA1), offset 0x09C | . 407 |
|--------------|--|-------|
| Register 27: | CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 | . 407 |
| Register 28: | CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 | . 407 |
| Register 29: | CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8 | . 407 |
| Register 30: | CAN Transmission Request 1 (CANTXRQ1), offset 0x100 | . 408 |
| Register 31: | CAN Transmission Request 2 (CANTXRQ2), offset 0x104 | . 408 |
| Register 32: | CAN New Data 1 (CANNWDA1), offset 0x120 | . 409 |
| Register 33: | CAN New Data 2 (CANNWDA2), offset 0x124 | . 409 |
| Register 34: | CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 | . 410 |
| Register 35: | CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144 | . 410 |
| Register 36: | CAN Message 1 Valid (CANMSG1VAL), offset 0x160 | . 411 |
| Register 37: | CAN Message 2 Valid (CANMSG2VAL), offset 0x164 | . 411 |
| Ethernet Co | ontroller | 412 |
| Register 1: | Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000 | |
| Register 2: | Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000 | |
| Register 3: | Ethernet MAC Interrupt Mask (MACIM), offset 0x004 | |
| Register 4: | Ethernet MAC Receive Control (MACRCTL), offset 0x008 | |
| Register 5: | Ethernet MAC Transmit Control (MACTCTL), offset 0x00C | |
| Register 6: | Ethernet MAC Data (MACDATA), offset 0x010 | |
| Register 7: | Ethernet MAC Individual Address 0 (MACIA0), offset 0x014 | |
| Register 8: | Ethernet MAC Individual Address 1 (MACIA1), offset 0x018 | |
| Register 9: | Ethernet MAC Threshold (MACTHR), offset 0x01C | |
| Register 10: | Ethernet MAC Management Control (MACMCTL), offset 0x020 | |
| Register 11: | Ethernet MAC Management Divider (MACMDV), offset 0x024 | |
| Register 12: | Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C | |
| Register 13: | Ethernet MAC Management Receive Data (MACMRXD), offset 0x030 | |
| Register 14: | Ethernet MAC Number of Packets (MACNP), offset 0x034 | |
| Register 15: | Ethernet MAC Transmission Request (MACTR), offset 0x038 | |
| Register 16: | Ethernet PHY Management Register 0 – Control (MR0), address 0x00 | |
| Register 17: | Ethernet PHY Management Register 1 – Status (MR1), address 0x01 | . 440 |
| Register 18: | Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02 | |
| Register 19: | Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03 | |
| Register 20: | Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04 | . 444 |
| Register 21: | Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05 | |
| Register 22: | Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06 | |
| Register 23: | Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10 | |
| Register 24: | Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address 0x11 | |
| Register 25: | Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12 | |
| Register 26: | Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13 | |
| Register 27: | Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17 | |
| Register 28: | Ethernet PHY Management Register 24 –MDI/MDIX Control (MR24), address 0x18 | |
| • | mparator | |
| Register 1: | Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00 | |
| Register 2: | Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04 | |
| | | |

| Register 3: | Analog Comparator Interrupt Enable (ACINTEN), offset 0x08 | 462 |
|--------------|---|-----|
| Register 4: | Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10 | 463 |
| Register 5: | Analog Comparator Status 0 (ACSTAT0), offset 0x20 | 464 |
| Register 6: | Analog Comparator Control 0 (ACCTL0), offset 0x24 | 465 |
| Pulse Width | า Modulator (PWM) | 467 |
| Register 1: | PWM Master Control (PWMCTL), offset 0x000 | 475 |
| Register 2: | PWM Time Base Sync (PWMSYNC), offset 0x004 | |
| Register 3: | PWM Output Enable (PWMENABLE), offset 0x008 | |
| Register 4: | PWM Output Inversion (PWMINVERT), offset 0x00C | |
| Register 5: | PWM Output Fault (PWMFAULT), offset 0x010 | |
| Register 6: | PWM Interrupt Enable (PWMINTEN), offset 0x014 | |
| Register 7: | PWM Raw Interrupt Status (PWMRIS), offset 0x018 | |
| Register 8: | PWM Interrupt Status and Clear (PWMISC), offset 0x01C | |
| Register 9: | PWM Status (PWMSTATUS), offset 0x020 | |
| Register 10: | PWM0 Control (PWM0CTL), offset 0x040 | |
| Register 11: | PWM1 Control (PWM1CTL), offset 0x080 | |
| Register 12: | PWM2 Control (PWM2CTL), offset 0x0C0 | |
| Register 13: | PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 | |
| Register 14: | PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 | |
| Register 15: | PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 | |
| Register 16: | PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 | |
| Register 17: | PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 | |
| Register 18: | PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 | |
| Register 19: | PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C | |
| Register 20: | PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C | |
| Register 21: | PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC | |
| Register 22: | PWM0 Load (PWM0LOAD), offset 0x050 | |
| Register 23: | PWM1 Load (PWM1LOAD), offset 0x090 | 490 |
| Register 24: | PWM2 Load (PWM2LOAD), offset 0x0D0 | 490 |
| Register 25: | PWM0 Counter (PWM0COUNT), offset 0x054 | 491 |
| Register 26: | PWM1 Counter (PWM1COUNT), offset 0x094 | |
| Register 27: | PWM2 Counter (PWM2COUNT), offset 0x0D4 | 491 |
| Register 28: | PWM0 Compare A (PWM0CMPA), offset 0x058 | 492 |
| Register 29: | PWM1 Compare A (PWM1CMPA), offset 0x098 | 492 |
| Register 30: | PWM2 Compare A (PWM2CMPA), offset 0x0D8 | 492 |
| Register 31: | PWM0 Compare B (PWM0CMPB), offset 0x05C | |
| Register 32: | PWM1 Compare B (PWM1CMPB), offset 0x09C | 493 |
| Register 33: | PWM2 Compare B (PWM2CMPB), offset 0x0DC | 493 |
| Register 34: | PWM0 Generator A Control (PWM0GENA), offset 0x060 | 494 |
| Register 35: | PWM1 Generator A Control (PWM1GENA), offset 0x0A0 | |
| Register 36: | PWM2 Generator A Control (PWM2GENA), offset 0x0E0 | |
| Register 37: | PWM0 Generator B Control (PWM0GENB), offset 0x064 | 497 |
| Register 38: | PWM1 Generator B Control (PWM1GENB), offset 0x0A4 | |
| Register 39: | PWM2 Generator B Control (PWM2GENB), offset 0x0E4 | |
| Register 40: | PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 | |
| Register 41: | PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 | |
| Register 42: | PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 | |
| Register 43: | PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C | |

| Register 44: | PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC | 501 |
|--------------|--|-----|
| Register 45: | PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC | 501 |
| Register 46: | PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 | 502 |
| Register 47: | PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 | 502 |
| Register 48: | PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 | 502 |
| Quadrature | Encoder Interface (QEI) | 503 |
| Register 1: | QEI Control (QEICTL), offset 0x000 | |
| Register 2: | QEI Status (QEISTAT), offset 0x004 | 510 |
| Register 3: | QEI Position (QEIPOS), offset 0x008 | 511 |
| Register 4: | QEI Maximum Position (QEIMAXPOS), offset 0x00C | 512 |
| Register 5: | QEI Timer Load (QEILOAD), offset 0x010 | 513 |
| Register 6: | QEI Timer (QEITIME), offset 0x014 | 514 |
| Register 7: | QEI Velocity Counter (QEICOUNT), offset 0x018 | 515 |
| Register 8: | QEI Velocity (QEISPEED), offset 0x01C | 516 |
| Register 9: | QEI Interrupt Enable (QEIINTEN), offset 0x020 | 517 |
| Register 10: | QEI Raw Interrupt Status (QEIRIS), offset 0x024 | 518 |
| Register 11: | OFI Interrupt Status and Clear (OFIISC) offset 0x028 | 519 |

About This Document

This data sheet provides reference information for the LM3S8971 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 21.

Table 1. Documentation Conventions

| Notation | Meaning | | |
|-----------------------|---|--|--|
| General Register Nota | General Register Notation | | |
| REGISTER | APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 . | | |
| bit | A single bit in a register. | | |
| bit field | Two or more consecutive and related bits. | | |
| offset 0xnnn | A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 43. | | |
| Register N | Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software. | | |

| Notation | Meaning |
|-----------------------------------|---|
| reserved | Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| уу:хх | The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register. |
| Register Bit/Field Types | This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field. |
| RC | Software can read this field. The bit or field is cleared by hardware after reading the bit/field. |
| RO | Software can read this field. Always write the chip reset value. |
| R/W | Software can read or write this field. |
| R/W1C | Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. |
| | This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read. |
| W1C | Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data. |
| | This register is typically used to clear the corresponding bit in an interrupt register. |
| WO | Only a write by software is valid; a read of the register returns no meaningful data. |
| Register Bit/Field Reset Value | This value in the register bit diagram shows the bit/field value after any reset, unless noted. |
| 0 | Bit cleared to 0 on chip reset. |
| 1 | Bit set to 1 on chip reset. |
| - | Nondeterministic. |
| Pin/Signal Notation | |
| [] | Pin alternate function; a pin defaults to the signal without the brackets. |
| pin | Refers to the physical connection on the package. |
| signal | Refers to the electrical signal encoding of a pin. |
| assert a signal | Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below). |
| deassert a signal | Change the value of the signal from the logically True state to the logically False state. |
| SIGNAL | Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High. |
| SIGNAL | Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low. |
| Numbers | |
| Х | An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on. |
| 0x | Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix. |

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S1000 series extends the Stellaris[®] family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU. The Stellaris[®] LM3S8000 series combines Bosch Controller Area Network technology with both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer.

The LM3S8971 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S8971 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S8971 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S8971 microcontroller perfectly for battery applications.

In addition, the LM3S8971 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S8971 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.1 Product Features

The LM3S8971 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications

- System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
- Thumb®-compatible Thumb-2-only instruction set processor core for high code density
- 50-MHz operation
- Hardware-division and single-cycle-multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 34 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control

Internal Memory

- 256 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
- 64 KB single-cycle SRAM

General-Purpose Timers

- Four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timer/counters. Each GPTM can be configured to operate independently as timers or event counters: as a single 32-bit timer, as one 32-bit Real-Time Clock (RTC) to event capture, for Pulse Width Modulation (PWM), or to trigger analog-to-digital conversions
- 32-bit Timer modes
 - Programmable one-shot timer
 - · Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - ADC event trigger
- 16-bit Timer modes

- General-purpose timer function with an 8-bit prescaler
- Programmable one-shot timer
- Programmable periodic timer
- User-enabled stalling when the controller asserts CPU Halt flag during debug
- ADC event trigger
- 16-bit Input Capture modes
 - · Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Controller Area Network (CAN)
 - Supports CAN protocol version 2.0 part A/B
 - Bit rates up to 1Mb/s
 - 32 message objects, each with its own identifier mask
 - Maskable interrupt
 - Disable automatic retransmission mode for TTCAN
 - Programmable loop-back mode for self-test operation
- 10/100 Ethernet Controller
 - Conforms to the IEEE 802.3-2002 Specification
 - Full- and half-duplex for both 100 Mbps and 10 Mbps operation
 - Integrated 10/100 Mbps Transceiver (PHY)
 - Automatic MDI/MDI-X cross-over correction

- Programmable MAC address
- Power-saving and power-down modes
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing

UART

- Fully programmable 16C550-type UART with IrDA support
- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator with fractional divider
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection

ADC

- Single- and differential-input configurations
- Eight 10-bit channels (inputs) when used as single-ended inputs
- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Each sequence triggered by software or internal event (timers, analog comparators, PWM or GPIO)
- On-chip temperature sensor

Analog Comparators

- One integrated analog comparator
- Configurable for output to: drive an output pin, generate an interrupt, or initiate an ADC sample sequence
- Compare external pin input to external pin input or to internal programmable voltage reference

PWM

- Three PWM generator blocks, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
- One 16-bit counter
 - · Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - · Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - · Produces output signals on match
- PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - · Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Synchronization of timer/comparator updates across the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks

Can initiate an ADC sample sequence

QEI

- Hardware position integrator tracks the encoder position
- Velocity capture using built-in timer
- Interrupt generation on index pulse, velocity-timer expiration, direction change, and quadrature error detection

GPIOs

- 4-38 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
- Programmable interrupt generation as either edge-triggered or level-sensitive
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - · 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - · Digital input enables

Power

- On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
- Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
- Low-power options on controller: Sleep and Deep-sleep modes
- Low-power options for peripherals: software controls shutdown of individual peripherals
- User-enabled LDO unregulated voltage detection and automatic reset
- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion

- Brown-out (BOR) detector alerts to system power drops
- Software reset
- Watchdog timer reset
- Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 30 represents the full set of features in the Stellaris[®] 8000 series of devices; not all features may be available on the LM3S8971 microcontroller.




Figure 1-1. Stellaris® 8000 Series High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S8971 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 576.

1.4.1 ARM Cortex™-M3

1.4.1.1 Processor Core (see page 37)

All members of the Stellaris[®] product family, including the LM3S8971 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 37 provides an overview of the ARM core; the core is detailed in the ARM® Cortex™-M3 Technical Reference Manual.

1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S8971 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 34 interrupts.

"Interrupts" on page 45 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S8971 controller features Pulse Width Modulation (PWM) outputs and the Quadrature Encoder Interface (QEI).

1.4.2.1 PWM (see page 207)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square

wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S8971, PWM motion control functionality can be achieved through dedicated, flexible motion control hardware (the PWM pins) or through the motion control features of the general-purpose timers (using the CCP pins).

PWM Pins (see page 467)

The LM3S8971 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 207)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.2.2 **QEI** (see page 503)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S8971 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S8971 microcontroller offers one analog comparator.

1.4.3.1 ADC (see page 260)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S8971 ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.3.2 Analog Comparators (see page 456)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

1.4.4 Serial Communications Peripherals

The LM3S8971 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module
- One CAN unit

1.4.4.1 **UART** (see page 293)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S8971 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 334)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S8971 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 Controller Area Network (see page 371)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, now it is used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mb/s are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kb/s at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S8971 includes one CAN units.

1.4.4.4 Ethernet Controller (see page 412)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. It defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris® Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to IEEE 802.3 specifications and fully supports 10BASE-T and 100BASE-TX standards. In addition, the Ethernet Controller supports automatic MDI/MDI-X cross-over correction.

1.4.5 System Peripherals

1.4.5.1 Programmable GPIOs (see page 160)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 4-38 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 521 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Four Programmable Timers (see page 201)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 237)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S8971 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 136)

The LM3S8971 static random access memory (SRAM) controller supports 64 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 137)

The LM3S8971 Flash controller supports 256 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 43)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S8971 controller can be found in "Memory Map" on page 43. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The ARM® Cortex™-M3 Technical Reference Manual provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 48)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 59)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.7.4 Hibernation Module (see page 117)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 520
- "Signal Tables" on page 521
- "Operating Characteristics" on page 534
- "Electrical Characteristics" on page 535
- "Package Information" on page 549

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7TM processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual*. For information on SWJ-DP, see the *ARM*® *CoreSight Technical Reference Manual*.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex™-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris® implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 38. As noted in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex™-M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the CoreSight™ Design Kit Technical Reference Manual for details on SWJ-DP.


2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*™-*M3 Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 39. This is similar to the non-ETM version described in the *ARM® Cortex™-M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.

Figure 2-2. TPIU Block Diagram



2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S8971 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex™-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The ARM® Cortex™-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S8971 microcontroller supports 34 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|-----------|------|-------|---|--|
| 31:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 16 | COUNTFLAG | R/W | 0 | Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read. | |
| 15:3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 2 | CLKSOURCE | R/W | 0 | 0 = external reference clock. (Not implemented for Stellaris microcontrollers.) | |
| | | | | 1 = core clock. | |
| | | | | If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable. | |
| 1 | TICKINT | R/W | 0 | 1 = counting down to 0 pends the SysTick handler. | |
| | | | | 0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0. | |
| 0 | ENABLE | R/W | 0 | 1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting. 0 = counter disabled. | |

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:24 | reserved | RO | | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|--------|------|-------|---|
| 23:0 | RELOAD | W1C | - | Value to load into the SysTick Current Value Register when the counter reaches 0. |

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:24 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0 | CURRENT | W1C | | Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register. |

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S8971 controller is provided in Table 3-1 on page 43.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex™-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 43, addresses not listed are reserved.

Table 3-1. Memory Map^a

| Start | End | Description | For details on registers, see page |
|------------------|-------------|---|------------------------------------|
| Memory | | | |
| 0x0000.0000 | 0x0003.FFFF | On-chip flash ^b | 140 |
| 0x2000.0000 | 0x2000.FFFF | Bit-banded on-chip SRAM ^c | 140 |
| 0x2010.0000 | 0x21FF.FFFF | Reserved non-bit-banded SRAM space | - |
| 0x2200.0000 | 0x23FF.FFFF | Bit-band alias of 0x2000.0000 through 0x200F.FFFF | 136 |
| 0x2400.0000 | 0x3FFF.FFFF | Reserved non-bit-banded SRAM space | - |
| FiRM Peripherals | | | |
| 0x4000.0000 | 0x4000.0FFF | Watchdog timer | 239 |
| 0x4000.4000 | 0x4000.4FFF | GPIO Port A | 166 |
| 0x4000.5000 | 0x4000.5FFF | GPIO Port B | 166 |
| 0x4000.6000 | 0x4000.6FFF | GPIO Port C | 166 |
| 0x4000.7000 | 0x4000.7FFF | GPIO Port D | 166 |
| 0x4000.8000 | 0x4000.8FFF | SSIO | 345 |
| 0x4000.C000 | 0x4000.CFFF | UART0 | 300 |
| Peripherals | | | |
| 0x4002.4000 | 0x4002.4FFF | GPIO Port E | 166 |
| 0x4002.5000 | 0x4002.5FFF | GPIO Port F | 166 |
| 0x4002.6000 | 0x4002.6FFF | GPIO Port G | 166 |
| 0x4002.7000 | 0x4002.7FFF | GPIO Port H | 166 |
| 0x4002.8000 | 0x4002.8FFF | PWM | 474 |
| 0x4002.C000 | 0x4002.CFFF | QEI0 | 507 |
| 0x4003.0000 | 0x4003.0FFF | Timer0 | 212 |
| 0x4003.1000 | 0x4003.1FFF | Timer1 | 212 |
| 0x4003.2000 | 0x4003.2FFF | Timer2 | 212 |
| 0x4003.3000 | 0x4003.3FFF | Timer3 | 212 |
| 0x4003.8000 | 0x4003.8FFF | ADC | 266 |
| 0x4003.C000 | 0x4003.CFFF | Analog Comparators | 456 |
| 0x4004.0000 | 0x4004.0FFF | CAN0 Controller | 384 |
| 0x4004.8000 | 0x4004.8FFF | Ethernet Controller | 420 |
| 0x400F.C000 | 0x400F.CFFF | Hibernation Module | 123 |
| 0x400F.D000 | 0x400F.DFFF | Flash control | 140 |

| Start | End | Description | For details on registers, see page |
|-----------------------|-------------|---|------------------------------------|
| 0x400F.E000 | 0x400F.EFFF | System control | 66 |
| 0x4200.0000 | 0x43FF.FFFF | Bit-banded alias of 0x4000.0000 through 0x400F.FFFF | - |
| Private Peripheral Bu | ıs | · | |
| 0xE000.0000 | 0xE000.0FFF | Instrumentation Trace Macrocell (ITM) | ARM® |
| 0xE000.1000 | 0xE000.1FFF | Data Watchpoint and Trace (DWT) | Cortex™-M3 — Technical |
| 0xE000.2000 | 0xE000.2FFF | Flash Patch and Breakpoint (FPB) | Reference |
| 0xE000.3000 | 0xE000.DFFF | Reserved | Manual |
| 0xE000.E000 | 0xE000.EFFF | Nested Vectored Interrupt Controller (NVIC) | |
| 0xE000.F000 | 0xE003.FFFF | Reserved | |
| 0xE004.0000 | 0xE004.0FFF | Trace Port Interface Unit (TPIU) | |
| 0xE004.1000 | 0xE004.1FFF | Reserved | - |
| 0xE004.2000 | 0xE00F.FFFF | Reserved | - |
| 0xE010.0000 | 0xFFFF.FFFF | Reserved for vendor peripherals | - |

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 45 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 34 interrupts (listed in Table 4-2 on page 46).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex™-M3 Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 46 interrupts not listed are reserved.

Table 4-1. Exception Types

| Exception Type | Position | Priority ^a | Description | |
|---------------------------------|----------|------------------------------|---|--|
| - | 0 | - | Stack top is loaded from first entry of vector table on reset. | |
| Reset | 1 | -3 (highest) | Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous. | |
| Non-Maskable Interrupt (NMI) | 2 | -2 | Cannot be stopped or preempted by any exception but reset. This is asynchronous. | |
| | | | An NMI is only producible by software, using the NVIC Interrupt Control State register. | |
| Hard Fault | 3 | -1 | All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous. | |
| Memory Management | 4 | settable | MPU mismatch, including access violation and no match. This is synchronous. | |
| | | | The priority of this exception can be changed. | |
| Bus Fault | 5 | settable | Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise. | |
| | | | You can enable or disable this fault. | |
| Usage Fault | 6 | settable | Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous. | |
| - | 7-10 | - | Reserved. | |
| SVCall | 11 | settable | System service call with SVC instruction. This is synchronous. | |

| Exception Type | Position | Priority ^a | Description |
|----------------|-----------------|------------------------------|--|
| Debug Monitor | 12 | settable | Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation. |
| - | 13 | - | Reserved. |
| PendSV | 14 | settable | Pendable request for system service. This is asynchronous and only pended by software. |
| SysTick | 15 | settable | System tick timer has fired. This is asynchronous. |
| Interrupts | 16 and above | settable | Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 46 lists the interrupts on the LM3S8971 controller. |

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

| 0 | GPIO Port A |
|----|---------------------|
| 4 | |
| 1 | GPIO Port B |
| 2 | GPIO Port C |
| 3 | GPIO Port D |
| 4 | GPIO Port E |
| 5 | UART0 |
| 7 | SSI0 |
| 9 | PWM Fault |
| 10 | PWM Generator 0 |
| 11 | PWM Generator 1 |
| 12 | PWM Generator 2 |
| 13 | QEI0 |
| 14 | ADC Sequence 0 |
| 15 | ADC Sequence 1 |
| 16 | ADC Sequence 2 |
| 17 | ADC Sequence 3 |
| 18 | Watchdog timer |
| 19 | Timer0 A |
| 20 | Timer0 B |
| 21 | Timer1 A |
| 22 | Timer1 B |
| 23 | Timer2 A |
| 24 | Timer2 B |
| 25 | Analog Comparator 0 |
| 28 | System Control |
| 29 | Flash Control |
| 30 | GPIO Port F |
| 31 | GPIO Port G |
| 32 | GPIO Port H |
| 35 | Timer3 A |

| Interrupt (Bit in Interrupt Registers) | Description |
|--|---------------------|
| 36 | Timer3 B |
| 39 | CAN0 |
| 42 | Ethernet Controller |
| 43 | Hibernation Module |
| 44-47 | Reserved |

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Cortex™-M3 Technical Reference Manual for more information on the ARM JTAG controller.

5.1 Block Diagram

Figure 5-1. JTAG Module Block Diagram



5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 49. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 55 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 545 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 50. Detailed information on each pin follows.

Table 5-1. JTAG Port Pins Reset State

| Pin Name | Data Direction | Internal Pull-Up | Internal Pull-Down | Drive Strength | Drive Value |
|----------|----------------|------------------|--------------------|----------------|-------------|
| TRST | Input | Enabled | Disabled | N/A | N/A |
| TCK | Input | Enabled | Disabled | N/A | N/A |
| TMS | Input | Enabled | Disabled | N/A | N/A |
| TDI | Input | Enabled | Disabled | N/A | N/A |
| TDO | Output | Enabled | Disabled | 2-mA driver | High-Z |

5.2.1.1 Test Reset Input (TRST)

The $\overline{\mathtt{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\mathtt{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\mathtt{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The ${ t TCK}$ pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, ${ t TCK}$ is driven by a free-running clock with a nominal 50% duty cycle. When necessary, ${ t TCK}$ can be stopped at 0 or 1 for extended periods of time. While ${ t TCK}$ is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the ${ t TCK}$ pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the ${ t TCK}$ pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 52.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI: otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the <code>TDO</code> pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 52. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 55.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or RST, the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply $\overline{\text{RST}}$ or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- Assert and hold the RST signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- Perform the SWD-to-JTAG switch sequence.
- Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- Perform the JTAG-to-SWD switch sequence.
- **7.** Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- 11. Perform the SWD-to-JTAG switch sequence.

12. Release the RST signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 54. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\overline{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins (PB7 and PC[3:0]) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 55. A detailed explanation of each instruction, along with its associated Data Register, follows.

| Table 5-2. JTAG | Instruction | Register | Commands |
|-----------------|-------------|----------|----------|
|-----------------|-------------|----------|----------|

| IR[3:0] | Instruction | Description |
|------------|------------------|--|
| 0000 | EXTEST | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads. |
| 0001 | INTEST | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller. |
| 0010 | SAMPLE / PRELOAD | Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in. |
| 1000 | ABORT | Shifts data into the ARM Debug Port Abort Register. |
| 1010 | DPACC | Shifts data into and out of the ARM DP Access Register. |
| 1011 | APACC | Shifts data into and out of the ARM AC Access Register. |
| 1110 | IDCODE | Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out. |
| 1111 | BYPASS | Connects TDI to TDO through a single Shift Register chain. |
| All Others | Reserved | Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO. |

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 58 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 58 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 58 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 58 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, <code>TRST</code> is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 57 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 57 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 57. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 58. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.


Figure 5-4. BYPASS Register Format

5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 58. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, $\overline{\text{RST}}$, is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® Cortex™-M3 Technical Reference Manual.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 59
- Local control, such as reset (see "Reset Control" on page 59), power (see "Power Control" on page 62) and clock control (see "Clock Control" on page 62)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 64

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- 1. External reset input pin (RST) assertion, see "RST Pin Assertion" on page 59.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 60.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 60.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 61.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 61.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 RST Pin Assertion

The external reset pin (RST) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 48). The external reset sequence is as follows:

- 1. The external reset pin (RST) is asserted and then de-asserted.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 23-10 on page 547.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the $\overline{\tt RST}$ input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the RST input may be used with the circuit as shown in Figure 6-1 on page 60.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C_1 rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- 1. The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 23-11 on page 548.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external $\overline{\mathtt{RST}}$ input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 23-12 on page 548.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 64). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 23-13 on page 548.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 23-14 on page 548.

6.1.3 Power Control

The Stellaris microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit in the RCC register (see page 75).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 117) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 75) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 79). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The XTAL bit in the **RCC** register (see page 75) describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 75 and page 80).

6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 23-6 on page 538). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set

to 0x1200 (that is, \sim 600 μ s at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.
 - In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.
- Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.
 - The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.
- Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device
 and only the Hibernation module's circuitry is active. An external wake event or RTC event is
 required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside

of the Hibernation module see a normal "power on" sequence and the processor starts running code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 65 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Table 6-1. System Control Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------|------|-------------|-------------------------|-------------|
| 0x000 | DID0 | RO | - | Device Identification 0 | 67 |
| 0x004 | DID1 | RO | - | Device Identification 1 | 83 |
| 800x0 | DC0 | RO | 0x00FF.007F | Device Capabilities 0 | 85 |
| 0x010 | DC1 | RO | 0x0111.33FF | Device Capabilities 1 | 86 |
| 0x014 | DC2 | RO | 0x010F.0111 | Device Capabilities 2 | 88 |
| 0x018 | DC3 | RO | 0x3FFF.81FF | Device Capabilities 3 | 90 |
| 0x01C | DC4 | RO | 0x5000.00FF | Device Capabilities 4 | 92 |
| 0x030 | PBORCTL | R/W | 0x0000.7FFD | Brown-Out Reset Control | 69 |
| 0x034 | LDOPCTL | R/W | 0x0000.0000 | LDO Power Control | 70 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|-------|-------------|---|-------------|
| 0x040 | SRCR0 | R/W | 0x00000000 | Software Reset Control 0 | 112 |
| 0x044 | SRCR1 | R/W | 0x00000000 | Software Reset Control 1 | 113 |
| 0x048 | SRCR2 | R/W | 0x00000000 | Software Reset Control 2 | 115 |
| 0x050 | RIS | RO | 0x0000.0000 | Raw Interrupt Status | 71 |
| 0x054 | IMC | R/W | 0x0000.0000 | Interrupt Mask Control | 72 |
| 0x058 | MISC | R/W1C | 0x0000.0000 | Masked Interrupt Status and Clear | 73 |
| 0x05C | RESC | R/W | - | Reset Cause | 74 |
| 0x060 | RCC | R/W | 0x07AE.3AD1 | Run-Mode Clock Configuration | 75 |
| 0x064 | PLLCFG | RO | - | XTAL to PLL Translation | 79 |
| 0x070 | RCC2 | R/W | 0x0780.2800 | Run-Mode Clock Configuration 2 | 80 |
| 0x100 | RCGC0 | R/W | 0x00000040 | Run Mode Clock Gating Control Register 0 | 94 |
| 0x104 | RCGC1 | R/W | 0x00000000 | Run Mode Clock Gating Control Register 1 | 100 |
| 0x108 | RCGC2 | R/W | 0x00000000 | Run Mode Clock Gating Control Register 2 | 106 |
| 0x110 | SCGC0 | R/W | 0x00000040 | Sleep Mode Clock Gating Control Register 0 | 96 |
| 0x114 | SCGC1 | R/W | 0x00000000 | Sleep Mode Clock Gating Control Register 1 | 102 |
| 0x118 | SCGC2 | R/W | 0x00000000 | Sleep Mode Clock Gating Control Register 2 | 108 |
| 0x120 | DCGC0 | R/W | 0x00000040 | Deep Sleep Mode Clock Gating Control Register 0 | 98 |
| 0x124 | DCGC1 | R/W | 0x00000000 | Deep Sleep Mode Clock Gating Control Register 1 | 104 |
| 0x128 | DCGC2 | R/W | 0x00000000 | Deep Sleep Mode Clock Gating Control Register 2 | 110 |
| 0x144 | DSLPCLKCFG | R/W | 0x0780.0000 | Deep Sleep Clock Configuration | 82 |

6.4 Register Descriptions


All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Device Identification 0 (DID0)

Base 0x400F.E000 Offset 0x000 Type RO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 30:28 | VER | RO | 0x1 | DID0 Version |
| | | | | This field defines the $\textbf{DID0}$ register format version. The version number is numeric. The value of the \mathtt{VER} field is encoded as follows: |
| | | | | Value Description |
| | | | | 0x1 First revision of the DID0 register format, for Stellaris® Fury-class devices. |
| 27:24 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:16 | CLASS | RO | 0x1 | Device Class |

The CLASS field value identifies the internal design from which all mask sets are generated for all devices in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR OR MINOR fields require differentiation from prior devices. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x0 Stellaris® Sandstorm-class devices.

0x1 Stellaris® Fury-class devices.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 15:8 | MAJOR | RO | - | Major Revision |
| | | | | This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows: |
| | | | | Value Description |
| | | | | 0x0 Revision A (initial device) |
| | | | | 0x1 Revision B (first base layer revision) |
| | | | | 0x2 Revision C (second base layer revision) |
| | | | | and so on. |
| 7:0 | MINOR | RO | - | Minor Revision |
| | | | | This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The ${\tt MINOR}$ field value is reset when the ${\tt MAJOR}$ field is changed. This field is numeric and is encoded as follows: |
| | | | | Value Description |
| | | | | 0x0 Initial device, or a major revision update. |
| | | | | 0x1 First metal layer change. |
| | | | | 0x2 Second metal layer change. |
| | | | | and so on. |


Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORIOR | R/W | 0 | BOR Interrupt or Reset |
| | | | | This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 3: LDO Power Control (LDOPCTL), offset 0x034

The \mathtt{VADJ} field in this register adjusts the on-chip output voltage ($\mathsf{V}_{\mathsf{OUT}}$).

LDO Power Control (LDOPCTL)

Base 0x400F.E000 Offset 0x034

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | VADJ | R/W | 0x0 | LDO Output Voltage |

This field sets the on-chip output voltage. The programming values for the \mathtt{VADJ} field are provided below.


| Value | V _{OUT} (V) |
|-----------|----------------------|
| 0x00 | 2.50 |
| 0x01 | 2.45 |
| 0x02 | 2.40 |
| 0x03 | 2.35 |
| 0x04 | 2.30 |
| 0x05 | 2.25 |
| 0x06-0x3F | Reserved |
| 0x1B | 2.75 |
| 0x1C | 2.70 |
| 0x1D | 2.65 |
| 0x1E | 2.60 |
| 0x1F | 2.55 |

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS)

Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PLLLRIS | RO | 0 | PLL Lock Raw Interrupt Status |
| | | | | This bit is set when the PLL T_{READY} Timer asserts. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORRIS | RO | 0 | Brown-Out Reset Raw Interrupt Status |
| | | | | This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition is currently active. This is an unregistered signal from the brown-out detection circuit. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000

Offset 0x054 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PLLLIM | R/W | 0 | PLL Lock Interrupt Mask |
| | | | | This bit specifies whether a current limit detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLLRIS in RIS is set; otherwise, an interrupt is not generated. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORIM | R/W | 0 | Brown-Out Reset Interrupt Mask |
| | | | | This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 71).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058
Type R/W1C, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PLLLMIS | R/W1C | 0 | PLL Lock Masked Interrupt Status |
| | | | | This bit is set when the PLL T_{READY} timer asserts. The interrupt is cleared by writing a 1 to this bit. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORMIS | R/W1C | 0 | BOR Masked Interrupt Status |
| | | | | The ${\tt BORMIS}$ is simply the ${\tt BORRIS}$ ANDed with the mask value, ${\tt BORIM}.$ |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | LDO | R/W | - | LDO Reset |
| | | | | When set, indicates the LDO circuit has lost regulation and has generated a reset event. |
| 4 | SW | R/W | - | Software Reset |
| | | | | When set, indicates a software reset is the cause of the reset event. |
| 3 | WDT | R/W | - | Watchdog Timer Reset |
| | | | | When set, indicates a watchdog reset is the cause of the reset event. |
| 2 | BOR | R/W | - | Brown-Out Reset |
| | | | | When set, indicates a brown-out reset is the cause of the reset event. |
| 1 | POR | R/W | - | Power-On Reset |
| | | | | When set, indicates a power-on reset is the cause of the reset event. |
| 0 | EXT | R/W | - | External Reset |
| | | | | When set, indicates an external reset (RST assertion) is the cause of |

the reset event.

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060


This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

27

Type R/W, reset 0x07AE.3AD1



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:28 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

R/W

0

ACG

Auto Clock Gating

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|-----------|------|-------|--|---|
| 26:23 | SYSDIV | R/W | 0xF | System Clock Divisor | |
| | | | | Specifies which divisor is PLL output. | s used to generate the system clock from the |
| | | | | The PLL VCO frequency | y is 400 MHz. |
| | | | | Value Divisor (BYPASS | S=1) Frequency (BYPASS=0) |
| | | | | 0x0 reserved | reserved |
| | | | | 0x1 /2 | reserved |
| | | | | 0x2 /3 | reserved |
| | | | | 0x3 /4 | 50 MHz |
| | | | | 0x4 /5 | 40 MHz |
| | | | | 0x5 /6 | 33.33 MHz |
| | | | | 0x6 /7 | 28.57 MHz |
| | | | | 0x7 /8 | 25 MHz |
| | | | | 0x8 /9 | 22.22 MHz |
| | | | | 0x9 /10 | 20 MHz |
| | | | | 0xA /11 | 18.18 MHz |
| | | | | 0xB /12 | 16.67 MHz |
| | | | | 0xC /13 | 15.38 MHz |
| | | | | 0xD /14 | 14.29 MHz |
| | | | | 0xE /15 | 13.33 MHz |
| | | | | 0xF /16 | 12.5 MHz (default) |
| | | | | page 75), the SYSDIV va | Mode Clock Configuration (RCC) register (see alue is MINSYSDIV if a lower divider was s being used. This lower value is allowed to a. |
| 22 | USESYSDIV | R/W | 0 | Enable System Clock Di | ivider |
| | | | | • | vider as the source for the system clock. The orced to be used when the PLL is selected as |
| 21 | reserved | RO | 0 | | on the value of a reserved bit. To provide products, the value of a reserved bit should be I-modify-write operation. |
| 20 | USEPWMDIV | R/W | 0 | Enable PWM Clock Divis | sor |
| | | | | Use the PWM clock divid | der as the source for the PWM clock. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 19:17 | PWMDIV | R/W | 0x7 | PWM Unit Clock Divisor |
| | | | | This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock. |
| | | | | Value Divisor |
| | | | | 0x0 /2 |
| | | | | 0x1 /4 |
| | | | | 0x2 /8 |
| | | | | 0x3 /16 |
| | | | | 0x4 /32 |
| | | | | 0x5 /64 |
| | | | | 0x6 /64 |
| | | | | 0x7 /64 (default) |
| 16:14 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | PWRDN | R/W | 1 | PLL Power Down |
| | | | | This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. |
| 12 | reserved | RO | 1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | BYPASS | R/W | 1 | PLL Bypass |
| | | | | Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider. |
| | | | | Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly. While the ADC works in a 14-18 MHz range, to maintain a 1 M sample/second rate, the ADC must be provided a 16-MHz clock source. |
| 10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description | | |
|-----------|----------|------|-------|---------------|---|---------------------------------------|
| 9:6 | XTAL | R/W | 0xB | Crystal Valu | ıe | |
| | | | | | pecifies the crystal value attac or this field is provided below. | hed to the main oscillator. The |
| | | | | Value | Crystal Frequency (MHz) Not Using the PLL | Crystal Frequency (MHz) Using the PLL |
| | | | | 0x0 | 1.000 | reserved |
| | | | | 0x1 | 1.8432 | reserved |
| | | | | 0x2 | 2.000 | reserved |
| | | | | 0x3 | 2.4576 | reserved |
| | | | | 0x4 | 3.579 | 545 MHz |
| | | | | 0x5 | 3.68 | 64 MHz |
| | | | | 0x6 | 4 | MHz |
| | | | | 0x7 | 4.09 | 96 MHz |
| | | | | 8x0 | 4.91 | 52 MHz |
| | | | | 0x9 | 5 | MHz |
| | | | | 0xA | 5.1 | 2 MHz |
| | | | | 0xB | 6 MHz (| reset value) |
| | | | | 0xC | 6.14 | 14 MHz |
| | | | | 0xD | 7.37 | 28 MHz |
| | | | | 0xE | 8 | MHz |
| | | | | 0xF | 8.19 | 92 MHz |
| 5:4 | OSCSRC | R/W | 0x1 | Oscillator S | ource | |
| | | | | Picks amon | ng the four input sources for the | ne OSC. The values are: |
| | | | | Value Inpu | it Source | |
| | | | | 0x0 Maii | n oscillator (default) | |
| | | | | 0x1 Inte | rnal oscillator (default) | |
| | | | | 0x2 Inte | rnal oscillator / 4 (this is nece | ssary if used as input to PLL) |
| | | | | 0x3 rese | erved | |
| 3:2 | reserved | RO | 0x0 | compatibilit | nould not rely on the value of y with future products, the va across a read-modify-write op | ue of a reserved bit should be |
| 1 | IOSCDIS | R/W | 0 | Internal Osc | cillator Disable | |
| | | | | 0: Internal o | oscillator (IOSC) is enabled. | |
| | | | | 1: Internal o | oscillator is disabled. | |
| 0 | MOSCDIS | R/W | 1 | Main Oscilla | ator Disable | |
| | | | | 0: Main osc | illator is enabled. | |
| | | | | 1: Main osc | illator is disabled (default). | |

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064


This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 75).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:14 | OD | RO | - | PLL OD Value |
| | | | | This field specifies the value supplied to the PLL's OD input. |
| | | | | Value Description |
| | | | | 0x0 Divide by 1 |
| | | | | 0x1 Divide by 2 |
| | | | | 0x2 Divide by 4 |
| | | | | 0x3 Reserved |
| 12.5 | F | DO | | DLL 5 Value |
| 13:5 | F | RO | - | PLL F Value |
| | | | | This field specifies the value supplied to the PLL's F input. |
| 4:0 | R | RO | - | PLL R Value |

This field specifies the value supplied to the PLL's R input.

October 01, 2007 79

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070


This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x0780.2800



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 10:7 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4 | OSCSRC2 | R/W | 0x0 | System Clock Source |
| | | | | Value Description 0x0 Main oscillator (MOSC) 0x1 Internal oscillator (IOSC) 0x2 Internal oscillator / 4 0x3 30 kHz internal oscillator |
| 3:0 | reserved | RO | 0 | Ox7 32 kHz external oscillator Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000 Offset 0x144

Type R/W, reset 0x0780.0000



Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -

| ре ко, | | | | | | | | | | | | | | | | | |
|---------------|---------|---------|---------|---------|---------|---------|---------|---|----------|-----------|-------------------|-----------------|----------|-------------------------|----------|-----------------|--|
| Г | 31 | 30 | 29 1 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 T | 18 | 17 | 16 1 | |
| | | | ER | | | | FAM | | | | PARTNO | | | | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | RO 0 | RO 1 | RO 0 | RO 1 | RO 1 | RO 1 | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| ſ | | PINCOUN | T | | · · | reserve | d d | 1 | | TEMP | | PI | r KG | ROHS | Ql | I JAL | |
| Type Reset | RO 0 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RO 1 | RO 1 | RO - | RO - | |
| | | | | | | | | | | | | | | | | | |
| Bit/Fi | ield | | Name | | Type | | Reset | Reset Description | | | | | | | | | |
| 31:2 | 28 | | VER | | RO | | 0x1 | DID1 | Version | | | | | | | | |
| | | | | | | | | is num | neric. T | | of the $^{\circ}$ | | | sion. The ded as fol | | | |
| | | | | | | | | Value | Descr | ription | | | | | | | |
| | | | | | | | | 0x1 | | evision o | | D1 regis | ter form | at, indica | ting a S | tellaris | |
| 27:2 | 24 | | FAM | | RO | | 0x0 | Family | / | | | | | | | | |
| | 27.27 | | | | | | | Lumin | ary Mic | | ct portfo | lio. The | | he device encoded | | | |
| | | | | | | | | Value | Descr | ription | | | | | | | |
| | | | | | | | | 0x0 Stellaris family of microcontollers, that is, all dev external part numbers starting with LM3S. | | | | | | vices wi | th | | |
| 23:1 | 16 | ſ | PARTNO |) | RO | | 0xD7 | Part N | lumber | | | | | | | | |
| | | | | | | | | This field provides the part number of the device within value is encoded as follows (all other encodings are res | | | | | | | | | |
| | | | | | | | | Value | Descr | ription | | | | | | | |
| | | | | | | | | 0xD7 | LM3S | 8971 | | | | | | | |
| 15:1 | 13 | P | INCOUN | Т | RO | | 0x2 | Packa | ige Pin | Count | | | | | | | |
| | | | | | | | | | | | | | | evice pac | | ne value | |
| | | | | | | | | Value | Descr | iption | | | | | | | |
| | | | | | | | | 0x2 | 100-р | in packaç | ge | | | | | | |
| | | | | | | | | | | | | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 12:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:5 | TEMP | RO | 0x1 | Temperature Range |
| | | | | This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x1 Industrial temperature range (-40°C to 85°C) |
| 4:3 | PKG | RO | 0x1 | Package Type |
| | | | | This field specifies the package type. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x1 LQFP package |
| 2 | ROHS | RO | 1 | RoHS-Compliance |
| | | | | This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant. |
| 1:0 | QUAL | RO | - | Qualification Status |
| | | | | This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Engineering Sample (unqualified) |
| | | | | 0x1 Pilot Production (unqualified) |
| | | | | 0x2 Fully Qualified |


Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x00FF.007F



| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|--------|-------------|
| 31:16 | SRAMSZ | RO | 0x00FF | SRAM Size |

Indicates the size of the on-chip SRAM memory.

Value Description

0x00FF 64 KB of SRAM

15:0 FLASHSZ RO 0x007F Flash Size

Indicates the size of the on-chip flash memory.

Value Description 0x007F 256 KB of Flash

Register 14: Device Capabilities 1 (DC1), offset 0x010

26

25

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the RCGC0, SCGC0, and DCGC0 clock control registers and the SRCR0 software reset control register.

23

22

21

20

19

18

17

16

Device Capabilities 1 (DC1)

30

29

28

27

Base 0x400F.E000 Offset 0x010

Type RO, reset 0x0111.33FF 31

| _ | 31 | 30 | 29 | | | 20 | 25 | | | | | 20 | 19 | 10 | 17 | 10 |
|---------------------------------------|----|------|----------|----------|----|------|-------|---|-------------|-----------|-----------|-----------|-----------|-------------------------------|-----------|------|
| [| | | | reserved | | | | CAN0 | | reserved | | PWM | | reserved | | ADC |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | MINS | SYSDIV | 1 | • | MAXA | DCSPD | 1 | MPU | | TEMPSNS | PLL | WDT | swo | SWD | JTAG |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Bit/Field Name Type Reset Description | | | | | | | | | | | | | | | | |
| 31:2 | 25 | | reserved | i | RO | | 0 | Software should not rely on the value of a reserved bit. To procompatibility with future products, the value of a reserved bit st preserved across a read-modify-write operation. | | | | | | | • | |
| 24 | ı | | CAN0 | | RO | | 1 | CAN Module 0 Present | | | | | | | | |
| | | | | | | | | When set, indicates that CAN unit 0 is present. | | | | | | | | |
| 23:2 | 21 | | reserved | i | RO | | 0 | compa | atibility v | | e produc | ts, the v | alue of | erved bit. a reserve n. | | |
| 20 |) | | PWM | | RO | | 1 | PWM | Module | Present | | | | | | |
| | | | | | | | | When | set. ind | icates th | at the P\ | VM mod | dule is n | resent. | | |
| 19 :1 | 17 | | reserved | i | RO | | 0 | When set, indicates that the PWM module is present. Software should not rely on the value of a reserved bit. To provic compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation. | | | | | | | | |
| 16 | 6 | | ADC | | RO | | 1 | ADC N | Module I | Present | | | | | | |
| | | | | | | | | When | set, ind | icates th | at the Al | OC mod | ule is pr | esent. | | |
| 15:1 | 12 | М | IINSYSD | IV | RO | | 0x3 | Syste | m Clock | Divider | | | | | | |
| | | | | | | | | Minim | um 4-bi | t divider | value for | system | clock. | The reset | t value i | 8 |

Value Description

Specifies a 50-MHz CPU clock with a PLL divider of 4.

system clock divisor using the SYSDIV bit.

hardware-dependent. See the RCC register for how to change the

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 11:8 | MAXADCSPD | RO | 0x3 | Max ADC Speed |
| | | | | Indicates the maximum rate at which the ADC samples data. |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| 7 | MPU | RO | 1 | MPU Present |
| / | MPU | RU | ı | WPO Present |
| | | | | When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU. |
| 6 | HIB | RO | 1 | Hibernation Module Present |
| | | | | When set, indicates that the Hibernation module is present. |
| 5 | TEMPSNS | RO | 1 | Temp Sensor Present |
| | | | | When set, indicates that the on-chip temperature sensor is present. |
| 4 | PLL | RO | 1 | PLL Present |
| | | | | When set, indicates that the on-chip Phase Locked Loop (PLL) is present. |
| 3 | WDT | RO | 1 | Watchdog Timer Present |
| | | | | When set, indicates that a watchdog timer is present. |
| 2 | SWO | RO | 1 | SWO Trace Port Present |
| | | | | When set, indicates that the Serial Wire Output (SWO) trace port is present. |
| 1 | SWD | RO | 1 | SWD Present |
| | | | | When set, indicates that the Serial Wire Debugger (SWD) is present. |
| 0 | JTAG | RO | 1 | JTAG Present |
| | | | | When set, indicates that the JTAG debugger interface is present. |
| | | | | e e |

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014

Type RO, reset 0x010F.0111

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|----------|----------|---------|---------|---------|---------|----------|---------------------------|----------|----------|------------|----------|-----------|---------|
| | | | ' | reserved | ' | | ' | COMP0 | | reser | ved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | RO 1 | RO 1 |
| reset | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ſ | 13 | 14 | 13 | reserved | | 10 | 1 | QEI0 | | reserved | <u> </u> | SSIO | | reserved | <u> </u> | UART0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| | | | | | | | | | | | | | | | | |
| Bit/Fi | ield | | Name | | Type | | Reset | Descri | ption | | | | | | | |
| 31:2 | 25 | ı | reserved | i | RO | | 0 | | | uld not re | | | | | | |
| | | | | | | | | | | with future ross a rea | | | | | ed bit sh | ould be |
| 0.4 | | | 001400 | | D0 | | 4 | · | | | | • | | | | |
| 24 | • | | COMP0 | | RO | | 1 | | | parator 0 F | | | | | | |
| | | | | | | | | When | set, inc | dicates tha | at analo | g compa | arator 0 | is prese | nt. | |
| 23:2 | 20 | ı | reserved | d | RO | | 0 | | | uld not re | | | | | | |
| | | | | | | | | | | with future ross a rea | | | | | ed bit sn | ould be |
| 10 | , | | エルルにロク | | RO | | 4 | | 3 Prese | | | • | • | | | |
| 19 | , | | TIMER3 | • | RU | | 1 | | | | | | - | | | |
| | | | | | | | | vvnen | set, inc | dicates tha | at Gene | ral-Purp | ose IIm | er modu | ie 3 is p | resent. |
| 18 | 3 | | TIMER2 | : | RO | | 1 | Timer | 2 Prese | ent | | | | | | |
| | | | | | | | | When | set, inc | dicates that | at Gene | ral-Purp | ose Tim | er modu | le 2 is p | resent. |
| 17 | , | | TIMER1 | | RO | | 1 | Timer | 1 Prese | ent | | | | | | |
| | | | | | | | | When | set, inc | dicates that | at Gene | ral-Purp | ose Tim | er modu | le 1 is p | resent. |
| 16 | : | | TIMER0 | 1 | RO | | 1 | Timor | 0 Prese | ont | | | | | | |
| 10 | , | | TIVILINO | | KO | | ļ | | | | ot Cono | ral Dura | ooo Tim | or modu | م دا د د | raaant |
| | | | | | | | | vvnen | set, inc | dicates tha | at Gene | rai-Purp | ose IIII | er moau | ie o is p | resent. |
| 15: | 9 | ı | reserved | i | RO | | 0 | | | uld not re with future | | | | | | |
| | | | | | | | | preser | ved ac | ross a rea | ıd-modi | fy-write | operatio | n. | | |
| 8 | | | QEI0 | | RO | | 1 | QEI0 I | Present | t | | | | | | |
| | | | | | | | | When | set, inc | dicates tha | at QEI n | nodule (|) is prese | ent. | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 7:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | RO | 1 | SSI0 Present When set, indicates that SSI module 0 is present. |
| 3:1 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | UART0 | RO | 1 | UART0 Present When set, indicates that UART module 0 is present. |

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x3FFF.81FF

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
|---------------|----------|---------|----------|---------|---------|---------|---------|--|------------------|---------------------------------------|----------|------------|----------|----------|----------|---------|--|--|--|
| | reser | ved | CCP5 | CCP4 | CCP3 | CCP2 | CCP1 | CCP0 | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 | | | |
| Type Reset | RO 0 | RO 0 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | PWMFAULT | | | rese | rved | • | | C0O | C0PLUS | C0MINUS | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 | | | |
| Type Reset | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | | | |
| Bit/F | ield | | Name | | Туре | F | Reset | Descr | iption | | | | | | | | | | |
| 31: | 30 | I | reserved | | RO | | 0 | compa | atibility v | ıld not re vith futur oss a rea | e produ | cts, the v | alue of | a reserv | | | | | |
| 29 | 9 | | CCP5 | | RO | | 1 | CCP5 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at Captu | ure/Com | pare/PW | /M pin 5 | is prese | ent. | | | |
| 28 | 3 | | CCP4 | | RO | | 1 | CCP4 | CCP4 Pin Present | | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at Captu | ure/Com | pare/PW | /M pin 4 | is prese | ent. | | | |
| 2 | 7 | | CCP3 | | RO | | 1 | CCP3 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When set, indicates that Capture/Compare/PWM pin 3 is present. | | | | | | | | | | | |
| 20 | 6 | | CCP2 | | RO | | 1 | CCP2 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at Captu | ure/Com | pare/PW | /M pin 2 | is prese | ent. | | | |
| 2 | 5 | | CCP1 | | RO | | 1 | CCP1 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at Captu | ure/Com | pare/PW | /M pin 1 | is prese | ent. | | | |
| 24 | 4 | | CCP0 | | RO | | 1 | CCP0 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at Captu | ure/Com | pare/PW | /M pin 0 | is prese | ent. | | | |
| 23 | 3 | | ADC7 | | RO | | 1 | ADC7 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at ADC | pin 7 is į | oresent. | | | | | | |
| 2: | 2 | | ADC6 | | RO | | 1 | ADC6 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at ADC | pin 6 is p | oresent. | | | | | | |
| 2 | 1 | | ADC5 | | RO | | 1 | ADC5 | Pin Pre | sent | | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at ADC | pin 5 is p | oresent. | | | | | | |

| Name | Туре | Reset | Description |
|----------|--|---|---|
| ADC4 | RO | 1 | ADC4 Pin Present |
| | | | When set, indicates that ADC pin 4 is present. |
| ADC3 | RO | 1 | ADC3 Pin Present |
| | | | When set, indicates that ADC pin 3 is present. |
| ADC2 | RO | 1 | ADC2 Pin Present |
| | | | When set, indicates that ADC pin 2 is present. |
| ADC1 | RO | 1 | ADC1 Pin Present |
| | | | When set, indicates that ADC pin 1 is present. |
| ADC0 | RO | 1 | ADC0 Pin Present |
| | | | When set, indicates that ADC pin 0 is present. |
| PWMFAULT | RO | 1 | PWM Fault Pin Present |
| | | | When set, indicates that the PWM Fault pin is present. |
| reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| C0O | RO | 1 | C0o Pin Present |
| | | | When set, indicates that the analog comparator 0 output pin is present. |
| C0PLUS | RO | 1 | C0+ Pin Present |
| | | | When set, indicates that the analog comparator 0 (+) input pin is present. |
| COMINUS | RO | 1 | C0- Pin Present |
| | | | When set, indicates that the analog comparator 0 (-) input pin is present. |
| PWM5 | RO | 1 | PWM5 Pin Present |
| | | | When set, indicates that the PWM pin 5 is present. |
| PWM4 | RO | 1 | PWM4 Pin Present |
| | | | When set, indicates that the PWM pin 4 is present. |
| PWM3 | RO | 1 | PWM3 Pin Present |
| | | | When set, indicates that the PWM pin 3 is present. |
| PWM2 | RO | 1 | PWM2 Pin Present |
| | | | When set, indicates that the PWM pin 2 is present. |
| PWM1 | RO | 1 | PWM1 Pin Present |
| | | | When set, indicates that the PWM pin 1 is present. |
| PWM0 | RO | 1 | PWM0 Pin Present |
| | | | When set, indicates that the PWM pin 0 is present. |
| | ADC4 ADC3 ADC2 ADC1 ADC0 PWMFAULT reserved C0O C0PLUS C0MINUS PWM5 PWM4 PWM3 PWM2 PWM1 | ADC4 RO ADC3 RO ADC2 RO ADC1 RO ADC0 RO PWMFAULT RO COO RO COPLUS RO COPLUS RO COMINUS RO PWM5 RO PWM4 RO PWM4 RO PWM3 RO PWM2 RO PWM1 RO | ADC4 RO 1 ADC3 RO 1 ADC2 RO 1 ADC1 RO 1 ADC0 RO 1 PWMFAULT RO 1 reserved RO 0 COO RO 1 COPLUS RO 1 COMINUS RO 1 PWM5 RO 1 PWM4 RO 1 PWM4 RO 1 PWM3 RO 1 PWM2 RO 1 |

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the RCGC2, SCGC2, and DCGC2 clock control registers and the SRCR2 software reset control register.

Device Capabilities 4 (DC4)

Base 0x400F.E000

Offset 0x01C Type RO, reset 0x5000.00FF

| Type NO | , reset ux | | | | | | | | | | | | | | | | | |
|---------------|------------|---------|----------|---------|---------|---------|---------|---------|---|---------------------------------------|----------|------------|-----------|----------|---------|---------|--|--|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| | reserved | EPHY0 | reserved | EMAC0 | | | | | | rese | | | | | | | | |
| Type Reset | RO 0 | RO 1 | RO 0 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | 1 | | reser | r | | 1 | 1 | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| Bit/F | ield | | Name | | Туре | I | Reset | Descr | iption | | | | | | | | | |
| 3 | 1 | r | reserved | | RO | | 0 | compa | atibility v | uld not re vith futur oss a rea | e produ | cts, the v | alue of | a reserv | | | | |
| 30 | 0 | | EPHY0 | | RO | | 1 | Etherr | net PHY | 0 Preser | nt | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at Ether | net PHY | ' module | 0 is pre | sent. | | | |
| 29 | 9 | 1 | reserved | | RO | RO 0 | | | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | |
| 28 | 8 | | EMAC0 | | RO 1 | | | Etherr | net MAC | 0 Prese | nt | | | | | | | |
| | | | | | | | | When | When set, indicates that Ethernet MAC module 0 is present. | | | | | | | | | |
| 27 | :8 | r | reserved | | RO | | 0 | compa | atibility v | uld not re vith futur oss a rea | e produ | cts, the v | alue of | a reserv | | | | |
| 7 | • | | GPIOH | | RO | | 1 | GPIO | Port H F | Present | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at GPIO | Port H | is presei | nt. | | | | |
| 6 | 6 | | GPIOG | | RO | | 1 | GPIO | Port G I | Present | | | | | | | | |
| | | | | | | | | | | icates th | at GPIO | Port G | is prese | nt. | | | | |
| 5 | 5 | | GPIOF | | RO | | 1 | GPIO | Port F F | Present | | | | | | | | |
| | | | | | | | | When | set, ind | icates th | at GPIO | Port F i | s preser | nt. | | | | |
| 4 | ļ | | GPIOE | | RO | | 1 | GPIO | Port E F | Present | | | | | | | | |
| | | | | | | | | | | icates th | at GPIO | Port E i | s preser | nt. | | | | |
| 3 | 3 | | GPIOD | | RO | | 1 | | Port D F | | | | | | | | | |
| | • | | 500 | | | | • | | | icates th | at GPIO | Port D | is presei | nt. | | | | |
| | | | | | | | | | , | | | | , | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 2 | GPIOC | RO | 1 | GPIO Port C Present When set, indicates that GPIO Port C is present. |
| 1 | GPIOB | RO | 1 | GPIO Port B Present When set, indicates that GPIO Port B is present. |
| 0 | GPIOA | RO | 1 | GPIO Port A Present When set, indicates that GPIO Port A is present. |


October 01, 2007 93

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100



| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 15:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:8 | MAXADCSPD | R/W | 0 | ADC Sample Speed |
| | | | | This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows: |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | HIB | R/W | 0 | HIB Clock Gating Control |
| | | | | This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Clock Gating Control |
| | | | | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

| | • | | | | | | | | | | | | | | | |
|---------------|---------|---------|---------|----------|----------|----------|----------|----------|-------------------------|------------|----------|------------|----------|-----------|-------------------------------------|---------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | • | ! | reserved | | | • | CAN0 | | reserved | | PWM | | reserved | • | ADC |
| Type | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO | RO 0 | R/W 0 | RO 0 | RO 0 | RO | R/W | RO 0 | RO | RO 0 | R/W |
| Reset | | U | U | U | U | 0 | | | | U | 0 | 0 | U | 0 | U | 0 |
| i | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | rese | rved | | | MAXA | DCSPD | | reserved | HIB | rese | rved | WDT | | reserved | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 |
| Neset | Ü | o | U | Ü | O | Ü | Ü | U | O | Ü | O | Ü | Ü | Ü | o | Ü |
| Bit/F | ield | | Name | | Туре | | Reset | Descr | ription | | | | | | | |
| 31: | 25 | r | eserved | I | RO | | 0 | comp | atibility v | vith futur | e produ | cts, the v | alue of | a reserv | . To prov ed bit sh | |
| | | | | | | | | prese | rved acr | oss a rea | ad-modi | fy-write | operatio | n. | | |
| 24 | 1 | | CAN0 | | R/W | | 0 | CANO | Clock C | Sating Co | ontrol | | | | | |
| | | | | | | | | | | | • | • | | | the unit r I and disa | |
| 23:2 | 21 | r | eserved | I | RO | | 0 | comp | | vith futur | e produ | cts, the v | alue of | a reserv | . To prov red bit sh | |
| 20 |) | | PWM | | R/W | | 0 | PWM | Clock G | ating Co | ontrol | | | | | |
| | | | | | | | | receiv | es a clo | ck and fu | unctions | . Otherw | ise, the | unit is u | If set, th inclocked unit gen | d and |
| 19: | 17 | r | eserved | I | RO | | 0 | comp | | vith futur | e produ | cts, the v | alue of | a reserv | . To prov ed bit sh | |
| 16 | 6 | | ADC | | R/W | | 0 | ADC | Clock C | Sating Co | ontrol | | | | | |
| | | | | | | | | receiv | es a clo led. If the | ck and fu | unctions | . Otherw | ise, the | unit is u | 0. If set, inclocked unit gen | d and |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 15:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:8 | MAXADCSPD | R/W | 0 | ADC Sample Speed |
| | | | | This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows: |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | HIB | R/W | 0 | HIB Clock Gating Control |
| | | | | This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Clock Gating Control |
| | | | | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120

| | • | | | | | | | | | | | | | | | |
|---------------|---------|---------|---------|----------|----------|----------|----------|----------|-------------------------|------------|----------|------------|----------|-----------|-------------------------------------|---------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | • | ! | reserved | | | • | CAN0 | | reserved | | PWM | | reserved | • | ADC |
| Type | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO | RO 0 | R/W 0 | RO 0 | RO 0 | RO | R/W | RO 0 | RO | RO 0 | R/W |
| Reset | | U | U | U | U | 0 | | | | U | 0 | 0 | U | 0 | U | 0 |
| i | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | rese | rved | | | MAXA | DCSPD | | reserved | HIB | rese | rved | WDT | | reserved | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 |
| Neset | Ü | o | U | Ü | O | Ü | Ü | U | O | Ü | O | Ü | Ü | Ü | o | Ü |
| Bit/F | ield | | Name | | Туре | | Reset | Descr | ription | | | | | | | |
| 31: | 25 | r | eserved | I | RO | | 0 | comp | atibility v | vith futur | e produ | cts, the v | alue of | a reserv | . To prov ed bit sh | |
| | | | | | | | | prese | rved acr | oss a rea | ad-modi | fy-write | operatio | n. | | |
| 24 | 1 | | CAN0 | | R/W | | 0 | CANO | Clock C | Sating Co | ontrol | | | | | |
| | | | | | | | | | | | • | • | | | the unit r I and disa | |
| 23:2 | 21 | r | eserved | I | RO | | 0 | comp | | vith futur | e produ | cts, the v | alue of | a reserv | . To prov red bit sh | |
| 20 |) | | PWM | | R/W | | 0 | PWM | Clock G | ating Co | ontrol | | | | | |
| | | | | | | | | receiv | es a clo | ck and fu | unctions | . Otherw | ise, the | unit is u | If set, th inclocked unit gen | d and |
| 19: | 17 | r | eserved | I | RO | | 0 | comp | | vith futur | e produ | cts, the v | alue of | a reserv | . To prov ed bit sh | |
| 16 | 6 | | ADC | | R/W | | 0 | ADC | Clock C | Sating Co | ontrol | | | | | |
| | | | | | | | | receiv | es a clo led. If the | ck and fu | unctions | . Otherw | ise, the | unit is u | 0. If set, inclocked unit gen | d and |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 15:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:8 | MAXADCSPD | R/W | 0 | ADC Sample Speed |
| | | | | This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows: |
| | | | | Value Description |
| | | | | 0x3 1M samples/second |
| | | | | 0x2 500K samples/second |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | HIB | R/W | 0 | HIB Clock Gating Control |
| | | | | This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Clock Gating Control |
| | | | | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104

| ype R/W | , reset 0x | 0000000 | 00 | | | | | | | | | | | | | | | |
|---------------|------------|---------|---------|----------|---------|---------|---------|--|--------------------|---|----------------------|---|-----------|-----------------------|-----------|----------|--|--|
| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| | | | | reserved | ' | | • | COMP0 | | resen | /ed | ' | TIMER3 | TIMER2 | TIMER1 | TIMER0 | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | | |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | | | reserved | ' | | | QEI0 | | reserved | | SSI0 | | reserved | | UART0 | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | | |
| Bit/Fi | eld | ld Name | | | Туре | | Reset | Description | | | | | | | | | | |
| 31:2 | 25 | r | eserved | | RO | | 0 | compa | tibility | with future | produ | on the value of a reserved bit. To provide roducts, the value of a reserved bit should be modify-write operation. | | | | | | |
| 24 | ļ | COMP0 | | | R/W | | 0 | Analog Comparator 0 Clock Gating | | | | | | | | | | |
| | | COMP0 | | | | | | This bit controls the clock gating for analog compareceives a clock and functions. Otherwise, the ur disabled. If the unit is unclocked, reads or writes to a bus fault. | | | | | unit is u | unit is unclocked and | | | | |
| 23:2 | 20 | r | eserved | | RO | | 0 | compa | tibility | uld not rel with future ross a rea | produ | cts, the v | alue of | a reserv | | | | |
| 19 |) | - | TIMER3 | | R/W | | 0 | Timer 3 Clock Gating Control | | | | | | | | | | |
| | | | | | | | | If set, t | the unit ked an | ols the clo t receives d disabled rate a bus | a clock d. If the | and fun | ctions. (| Otherwis | e, the ur | nit is | | |
| 18 | 3 | - | TIMER2 | | R/W | | 0 | Timer | 2 Clock | k Gating C | ontrol | | | | | | | |
| | 18 TIMER2 | | | | | | | If set, t uncloc | the unit ked an | ols the clo t receives d disabled rate a bus | a clock d. If the | cand fun | ctions. C | Otherwis | e, the ur | nit is | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 15:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Clock Gating Control |
| | | | | This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 7:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3:1 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

23

21

If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the

19

17

Sleep Mode Clock Gating Control Register 1 (SCGC1)

28

27

26

25

24

29

Base 0x400F.E000 Offset 0x114 Type R/W, reset 0x00000000

30

| | | ĺ | Ì | reserved | ı | | İ | COMP0 | | reser | ved | ì | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
|----------------|---|----------|--------|----------|------|----|-------|---|-----------|-------------|----------|----------|----------|----------|-----------|----------|
| Type | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | ' | 1 | reserved | | | 1 | QEI0 | | reserved | | SSI0 | | reserved | | UART0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit/Fi | Bit/Field Name | | | | Туре | F | Reset | Descri | ption | | | | | | | |
| | | | | | | | | | | | | | | | | |
| 31:25 reserved | | | | I | RO | | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation. | | | | | | | | |
| 24 | 1 | | COMP0 | | R/W | | 0 | Analo | g Comp | arator 0 (| Clock G | ating | | | | |
| | | | | | | | | This bit controls the clock gating for analog comparator 0. If set, t receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, reads or writes to the unit will ge a bus fault. | | | | | | | d and | |
| 23:2 | 20 | reserved | | | RO | | 0 | Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation. | | | | | | | | |
| 19 | 9 TIMER3 R/W 0 Timer 3 Clock Gating Control | | | | | | | | | | | | | | | |
| | | | | | | | | This bit controls the clock gating for General-Purpose Till If set, the unit receives a clock and functions. Otherwise, unclocked and disabled. If the unit is unclocked, reads o unit will generate a bus fault. | | | | | | | e, the ur | nit is |
| 18 | 3 | | TIMER2 | | R/W | | 0 | Timer | 2 Clock | Gating C | Control | | | | | |
| | | | | | | | | This b | it contro | ols the clo | ck gatir | ng for G | eneral-P | urpose 1 | imer mo | odule 2. |

unit will generate a bus fault.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 15:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Clock Gating Control |
| | | | | This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 7:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3:1 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124 Type R/W, reset 0x00000000

Reset

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|----|----|----------|----|----|----|-------|----|----------|-----|------|--------|----------|--------|--------|
| | | 1 | ' | reserved | | | | COMP0 | | rese | ved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| Type | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | | | | | | | reserved | | SSI0 | | reserved | | UART0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | COMP0 | R/W | 0 | Analog Comparator 0 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 23:20 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 19 | TIMER3 | R/W | 0 | Timer 3 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 18 | TIMER2 | R/W | 0 | Timer 2 Clock Gating Control |

0

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 15:9 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | QEI0 | R/W | 0 | QEI0 Clock Gating Control |
| | | | | This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 7:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3:1 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
|------------|--|----------|----------|----------|---------|---------|---------|--|---|--------------------------------------|---|-----------|-----------|----------|----------------------------|---------|--|--|--|
| | reserved | EPHY0 | reserved | EMAC0 | ' | | | | | rese | rved | | | | | | | | |
| Type Reset | RO 0 | R/W 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | | - | resei | ved | | 1 | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Bit/F | ield | | Name | | Туре | | Reset | Description | | | | | | | | | | | |
| 31 | 1 | ı | reserved | | RO | | 0 | Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation. | | | | | | | | | | | |
| 30 | 30 EPHY0 R/W 0 | | | | | | | | PHY0 Clock Gating Control | | | | | | | | | | |
| | | | | | | | | This bit controls the clock gating for Ethernet PHY unit 0. If s receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, reads or writes to the unit w a bus fault. | | | | | | nclocked | ocked and will generate | | | | |
| 29 | 9 | I | reserved | | RO | | 0 | comp | atibility v | vith futur | not rely on the value of a reserved bit. To provide future products, the value of a reserved bit should be s a read-modify-write operation. | | | | | | | | |
| 28 | 3 | | EMAC0 | | R/W | | 0 | MAC | Clock (| Sating C | ontrol | | | | | | | | |
| | 8 EMACO R/W 0 MACO Clock Gating Control This bit controls the clock or receives a clock and funct disabled. If the unit is unclo a bus fault. | | | | | | | | unctions | . Otherw | ise, the | unit is u | nclocked | d and | | | | | |
| 27: | | | | | | | | | the value of a reserved bit. To provide ducts, the value of a reserved bit should be odify-write operation. | | | | | | | | | | |
| 7 | | | GPIOH | | R/W | | 0 | Port F | l Clock (| Gating C | ontrol | | | | | | | | |
| | | | | | | | | clock | and fund | ls the clo ctions. O ocked, re | therwise | , the uni | t is uncl | ocked a | nd disab | led. If | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 6 | GPIOG | R/W | 0 | Port G Clock Gating Control |
| | | | | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5 | GPIOF | R/W | 0 | Port F Clock Gating Control |
| | | | | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

28

26

Base 0x400F.E000 Offset 0x118

Type R/W, reset 0x00000000

30

reserved EPHY0 reserved EMAC0

| | reserved | EPHYU | reserved | ed EMACU reserved | | | | | | | | | | | | | | |
|-------|-----------------|------------|----------|-------------------|------|--------|--|--|---------------------------|----------|----------|-----------|---------|-----------|---------------|-------|--|--|
| Туре | RO | R/W | RO | R/W | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | 1 | | | rese | rved | | 1 | 1 | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | | | | | | | | | | | | | | | | | | |
| Bit/F | Bit/Field Name | | | | Type | | Reset | Description | | | | | | | | | | |
| 3. | 31 reserved | | | | RO | | 0 | Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit ship preserved across a read-modify-write operation. | | | | | | | | | | |
| 30 | 30 EPHY0 | | | | R/W | | 0 | PHY0 Clock Gating Control | | | | | | | | | | |
| | 30 EPHIO | | | | | | | This bit controls the clock gating for Ethernet PHY un receives a clock and functions. Otherwise, the unit is disabled. If the unit is unclocked, reads or writes to the a bus fault. | | | | | | unit is u | unclocked and | | | |
| 29 | 9 | e reserved | | | RO | | 0 | Software should not rely on the value of a reserve compatibility with future products, the value of a represerved across a read-modify-write operation. | | | | | | a reserv | • | | | |
| 28 | В | | EMAC0 | | R/W | | 0 | MAC | MAC0 Clock Gating Control | | | | | | | | | |
| | , LIMAGO TOVO O | | | | | receiv | oit contro yes a clo led. If the fault. | ck and fo | unctions | . Otherw | ise, the | unit is u | nclocke | d and | | | | |
| 27 | 27:8 reserved | | | | RO | | 0 | Software should not rely on the value of a reserved be compatibility with future products, the value of a reserved preserved across a read-modify-write operation. | | | | | | a reserv | • | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 7 | GPIOH | R/W | 0 | Port H Clock Gating Control |
| | | | | This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 6 | GPIOG | R/W | 0 | Port G Clock Gating Control |
| | | | | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5 | GPIOF | R/W | 0 | Port F Clock Gating Control |
| | | | | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128 Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|-------|----------|-------|----|----|----|----|----|------|------|----|----|----|----|----|
| | reserved | EPHY0 | reserved | EMAC0 | | | ' | | | rese | rved | | | | ' | ' |
| Type | RO | R/W | RO | R/W | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| | 1 | | 1 | rese | rved | ı | i | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
|-------|----|----|----|------|------|----|----------|----|-------|-------|-------|-------|-------|-------|-------|-------|
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 30 | EPHY0 | R/W | 0 | PHY0 Clock Gating Control |
| | | | | This bit controls the clock gating for Ethernet PHY unit 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 29 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 28 | EMAC0 | R/W | 0 | MAC0 Clock Gating Control |
| | | | | This bit controls the clock gating for Ethernet MAC unit 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 27:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 7 | GPIOH | R/W | 0 | Port H Clock Gating Control |
| | | | | This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 6 | GPIOG | R/W | 0 | Port G Clock Gating Control |
| | | | | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5 | GPIOF | R/W | 0 | Port F Clock Gating Control |
| | | | | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0)

Base 0x400F.E000

Offset 0x040 Type R/W, reset 0x00000000

| i ypc i v v | , 16361 07 | .000000 | 00 | | | | | | | | | | | | | | | |
|---------------|------------|---------|--|-----------|--|---------|---------|---|-------------|--|------------|------------|-----------|-----------|----------|----------|--|--|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| | | | | reserved | | | • | CAN0 | | reserved | | PWM | | reserved | | ADC | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | | |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | ' | | 1 1 | | reserved | | ' | 1 | | HIB | rese | erved | WDT | ' | reserved | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | | |
| Neset | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | Ü | | |
| Bit/F | ield | | Name | | Туре | | Reset | Descr | iption | | | | | | | | | |
| 31:2 | 25 | | reserved | | RO | | 0 | compa | atibility v | uld not re vith future oss a rea | e produ | cts, the v | alue of | a reserve | | | | |
| 24 | 1 | | CAN0 | | R/W | | 0 | CAN0 | Reset (| Control | | | | | | | | |
| | | | | | | | | Reset control for CAN unit 0. | | | | | | | | | | |
| 23:2 | 21 | | reserved RO 0 Software should not rel compatibility with future preserved across a rea | | | | | | | e produ | cts, the v | alue of | a reserve | | | | | |
| 20 |) | | PWM | | R/W | | | | | | | | | | | | | |
| | , | | | | R/W 0 PWM Reset Control Reset control for PWM module. | | | | | | | | | | | | | |
| 19: | 17 | | reserved | | RO | | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | | |
| 16 | 6 | | ADC | | R/W | | 0 | ADC0 | Reset (| Control | | | | | | | | |
| | | | | | | | | Reset | control | for SAR | ADC m | odule 0. | | | | | | |
| 15: | 7 | | reserved | | RO | | 0 | compa | atibility v | uld not re vith future oss a rea | e produ | cts, the v | alue of | a reserve | | | | |
| 6 | | | HIB | | R/W | | 0 | HIB R | eset Co | ntrol | | | | | | | | |
| | | | | | | | | Reset | control | for the H | ibernati | on modu | ıle. | | | | | |
| 5:4 | 4 | | reserved | | RO | | 0 | compa | atibility v | uld not re vith future oss a rea | e produ | cts, the v | alue of | a reserve | | | | |
| 3 | | | WDT | | R/W | | 0 | WDT | Reset C | ontrol | | | | | | | | |
| | | | | | | | | Reset | control | for Watcl | hdog ur | nit. | | | | | | |
| 2:0 | 0 | | reserved | rved RO 0 | | | | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | | |

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1)

Base 0x400F.E000

Offset 0x044
Type R/W, reset 0x00000000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
|---------------|-----|----|----------|----------------|-------|-------------------------------|-------|---|-------------|----------------------------|----------|------------|-----------|---------------|---------|------------|--|--|--|
| | | • | • | reserved | ' | | ' | COMP0 | | reser | ved | | TIMER3 | TIMER2 | TIMER1 | TIMER0 | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | R/W | RO 0 | RO | RO 0 | RO | R/W | R/W 0 | R/W | R/W | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | | 0 | 0 | | 0 | 0 | | | |
| Г | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 QEI0 | 7 | 6 reserved | 5 | SSI0 | 3 | 2 reserved | 1 | 0 UART0 | | | |
| Type | RO | RO | RO | reserved RO | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W | | | |
| Type Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | | | | | | | | | | | | | | | | | | | |
| Bit/Fi | eld | | Name | | Type | | Reset | Descr | iption | | | | | | | | | | |
| 31:2 | 25 | | reserved | i | RO | | 0 | Softwa | are sho | uld not rel | v on the | e value o | of a rese | rved bit | To prov | ride | | | |
| 0 | | | | - | | | Ū | compa | atibility v | with future oss a rea | produ | cts, the v | value of | a reserve | | | | | |
| 0.4 | | | 001100 | | D 44/ | | • | | | | | , | • | | | | | | |
| 24 | • | | COMP0 | 1 | R/W | | 0 | | | 0 Reset | | | | | | | | | |
| | | | | | | | | Reset | control | for analog | g comp | arator 0 | • | | | | | | |
| 23:2 | 20 | 1 | reserved | ł | RO | | 0 | | | uld not rel | | | | | | | | | |
| | | | | | | | | compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | | | |
| | | | | | DAM | | | Timer 3 Reset Control | | | | | | | | | | | |
| 19 |) | | TIMER3 | } | R/W | | 0 | | | | | | | | | | | | |
| | | | | | | | | Reset | control | for Gene | ral-Purp | ose Tim | ner modu | ıle 3. | | | | | |
| 18 | } | | TIMER2 | ! | R/W | | 0 | Timer | 2 Rese | t Control | | | | | | | | | |
| | | | | | | | | Reset control for General-Purpose Timer module 2. | | | | | | | | | | | |
| 17 | | | TIMER1 | | R/W | | 0 | Timer 1 Reset Control | | | | | | | | | | | |
| | | | | | | | | Reset | control | for Gene | ral-Purp | ose Tim | ner modu | ule 1. | | | | | |
| 16 | i | | TIMER0 |) | R/W | | 0 | Timer | 0 Rese | t Control | | | | | | | | | |
| | | | | | | | | | | for Gene | ral-Purr | oose Tim | ner modi | ıle 0 | | | | | |
| | | | | | | | | | | | | | | | | | | | |
| 15: | 9 | 1 | reserved | i | RO | | 0 | | | uld not rel with future | | | | | | | | | |
| | | | | | | | | | | oss a rea | | | | | | | | | |
| 8 | | | QEI0 | | R/W | | 0 | QEI0 I | Reset C | ontrol | | | | | | | | | |
| | | | | | | | | Reset | control | for QEI u | nit 0. | | | | | | | | |
| 7:5 | = | | reserved | 1 | RO | | 0 | Soft | aro cho | ıld not rol | v on th | o value : | of a roca | arvod hit | To prov | ido | | | |
| 7.5 |) | | reserved | 1 | RU | | U | compa | atibility v | uld not rel with future | produ | cts, the v | value of | a reserve | | | | | |
| | | | | | | | | preser | ved acr | oss a rea | d-modi | fy-write | operatio | n. | | | | | |
| 4 | | | SSI0 | | R/W | | 0 | SSI0 F | Reset C | ontrol | | | | | | | | | |
| | | | | | | Reset control for SSI unit 0. | | | | | | | | | | | | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 3:1 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | UART0 | R/W | 0 | UART0 Reset Control |
| | | | | Reset control for UART unit 0. |

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2)

Base 0x400F.E000

Offset 0x048
Type R/W, reset 0x00000000

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
|---|----------|----------|----------|----------|---------|---------|---------|---|-------------|------------|-----------|---------------------------------------|----------|----------|----------|----------|--|--|
| | reserved | EPHY0 | reserved | EMAC0 | ſ | | ì | | | rese | rved | | | | | | | |
| Type Reset | RO 0 | R/W 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | | 1 | reser | ved | | • | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | | |
| Bit/F | ield | | Name | | Туре | I | Reset | Descr | iption | | | | | | | | | |
| 3 | 1 | r | reserved | | RO | | 0 | compa | atibility v | vith futur | e produ | e value o cts, the v fy-write o | alue of | a reserv | | | | |
| 3 | 0 | | EPHY0 | | R/W | | 0 | PHY0 Reset Control | | | | | | | | | | |
| | | | | | | | | Reset control for Ethernet PHY unit 0. | | | | | | | | | | |
| 2 | 9 | r | reserved | | RO | | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | | |
| 2 | 8 | | EMAC0 | | R/W 0 | | | | Reset (| Control | | | | | | | | |
| | | | | | | | | Reset | control | for Ethe | rnet MA | C unit 0. | | | | | | |
| 27 | :8 | r | reserved | | RO | | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | | |
| 7 | • | | GPIOH | | R/W | | 0 | Port H | l Reset (| Control | | | | | | | | |
| | | | | | | | | Reset | control | for GPIC |) Port H. | <u> </u> | | | | | | |
| ε | ; | | GPIOG | | R/W | | 0 | Port G | Reset | Control | | | | | | | | |
| | | | | | | | | Reset | control | for GPIC | Port G | | | | | | | |
| 5 | 5 | | GPIOF | | R/W | | 0 | Port F | Reset (| Control | | | | | | | | |
| | | | | | | | | Reset | control | for GPIC |) Port F. | | | | | | | |
| 4 | , | | GPIOE | | R/W | | 0 | Port E | Reset (| Control | | | | | | | | |
| | | | | | | | | Reset control for GPIO Port E. | | | | | | | | | | |
| 3 | 3 | | GPIOD | | R/W | | 0 | Port D | Reset (| Control | | | | | | | | |
| | | | | | | | | Reset control for GPIO Port D. | | | | | | | | | | |
| 2 | 2 | | GPIOC | | R/W | | 0 | Port C Reset Control | | | | | | | | | | |

Reset control for GPIO Port C.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--------------------------------|
| 1 | GPIOB | R/W | 0 | Port B Reset Control |
| | | | | Reset control for GPIO Port B. |
| 0 | GPIOA | R/W | 0 | Port A Reset Control |
| | | | | Reset control for GPIO Port A. |

7 Hibernation Module


The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxillary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signalling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram

Figure 7-1. Hibernation Module Block Diagram



7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal ($\overline{\texttt{HIB}}$) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin ($\overline{\texttt{WAKE}}$) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specifed at $t_{HIB_TO_VDD}$ maximum) plus the normal chip POR (see "Hibernation Module" on page 543).

7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that a delay of $t_{HIB_REG_WRITE}$ is inserted between back-to-back writes to certain Hibernation registers, or between a write followed by a read to those same registers. There is no

restriction on timing for back-to-back reads from the Hibernation module. Refer to "Register Descriptions" on page 123 for details about which registers are subject to this timing restriction.

7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xosco pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosco pin.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of $t_{\text{XOSC_SETTLE}}$ after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage becomes too low. When this happens, an interrupt can be generated. The module can also be configured so that it will not go into Hibernate mode if the battery voltage is too low.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 120).

7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 119). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust

the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 120).

7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxillary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.2.6 Power Control

The Hibernation module controls power to the processor through the use of the $\overline{\text{HIB}}$ pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the $\overline{\text{HIB}}$ signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxillary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external $\overline{\text{WAKE}}$ pin, or by using an RTC match.

The Hibernation module is configured to wake from the external $\overline{\text{WAKE}}$ pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The $\overline{\text{WAKE}}$ pin includes a weak internal pull-up. Note that both the $\overline{\text{HIB}}$ and $\overline{\text{WAKE}}$ pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 120) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 120).

When the $\overline{ t HIB}$ signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t_{HIB} TO VDD.

7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

7.3 Initialization and Configuration

The Hibernation module can be configured in several different combinations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB_REG_WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 118). The registers that require a delay are denoted with a footnote in Table 7-1 on page 122.

7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t_{XOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

7.3.2 RTC Match Functionality (No Hibernation)

The following steps are needed to use the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- Write 0x0000.0041 to the HIBCTL register at offset 0x010 to enable the RTC to begin counting.

7.3.3 RTC Match/Wake-Up from Hibernation

The following steps are needed to use the RTC match and wake-up functionality of the Hibernation module:

- Write the required RTC match value to the HIBRTCMn registers at offset 0x004 or 0x008.
- Write the required RTC load value to the HIBRTCLD register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.

4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.3.4 External Wake-Up from Hibernation

The following steps are needed to use the Hibernation module with the external \overline{WAKE} pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4 Register Map

Table 7-1 on page 122 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 118.

Table 7-1. Hibernation Module Register Map

| Offset | Name | Туре | Reset | Description | See page |
|-----------------|----------|-------|-------------|-------------------------------------|-------------|
| 0x000 | HIBRTCC | RO | 0x0000.0000 | Hibernation RTC Counter | 124 |
| 0x004 | HIBRTCM0 | R/W | 0xFFFF.FFFF | Hibernation RTC Match 0 | 125 |
| 0x008 | HIBRTCM1 | R/W | 0xFFFF.FFFF | Hibernation RTC Match 1 | 126 |
| 0x00C | HIBRTCLD | R/W | 0xFFFF.FFFF | Hibernation RTC Load | 127 |
| 0x010 | HIBCTL | R/W | 0x0000.0000 | Hibernation Control | 128 |
| 0x014 | HIBIM | R/W | 0x0000.0000 | Hibernation Interrupt Mask | 130 |
| 0x018 | HIBRIS | RO | 0x0000.0000 | Hibernation Raw Interrupt Status | 131 |
| 0x01C | HIBMIS | RO | 0x0000.0000 | Hibernation Masked Interrupt Status | 132 |
| 0x020 | HIBIC | R/W1C | 0x0000.0000 | Hibernation Interrupt Clear | 133 |
| 0x024 | HIBRTCT | R/W | 0x0000.7FFF | Hibernation RTC Trim | 134 |
| 0x030- 0x12C | HIBDATA | R/W | 0x0000.0000 | Hibernation Data | 135 |

7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.


Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Hibernation RTC Counter (HIBRTCC)

Base 0x400F.C000 Offset 0x000

Type RO, reset 0x0000.0000



A read returns the 32-bit counter value. This register is read-only. To change the value, use the **HIBRTCLD** register.


Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

Hibernation RTC Match 0 (HIBRTCM0)

Base 0x400F.C000

Offset 0x004
Type R/W, reset 0xFFF.FFF



A write loads the value into the RTC match register.

A read returns the current match value.


Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

Hibernation RTC Match 1 (HIBRTCM1)

Base 0x400F.C000

Offset 0x008
Type R/W, reset 0xFFF.FFF



A write loads the value into the RTC match register.

A read returns the current match value.


Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Hibernation RTC Load (HIBRTCLD)

Base 0x400F.C000

Offset 0x00C Type R/W, reset 0xFFF.FFF



A write loads the current value into the RTC counter (RTCC).

A read returns the 32-bit load value.


Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL)

Base 0x400F.C000

Offset 0x010 Type R/W, reset 0x0000.0000



| Bit/Field | ivame | туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | VABORT | R/W | 0 | Power Cut Abort Enable |
| | | | | 0: Power cut occurs during a low-battery alert |
| | | | | 1: Power cut is aborted |
| 6 | CLK32EN | R/W | 0 | 32-kHz Oscillator Enable |
| | | | | 0: Disabled |
| | | | | 1: Enabled |
| | | | | This bit must be enabled to use the Hibernation module. If a crystal is used, then software should wait 20 ms after setting this bit to allow the crystal to power up and stabilize. |
| 5 | LOWBATEN | R/W | 0 | Low Battery Monitoring Enable |
| | | | | 0: Disabled |
| | | | | 1: Enabled |
| | | | | When set, low battery voltage detection is enabled. |
| 4 | PINWEN | R/W | 0 | External WAKE Pin Enable |
| | | | | 0: Disabled |
| | | | | 1: Enabled |
| | | | | When set, an external event on the $\overline{\mathtt{WAKE}}$ pin will re-power the device. |
| 3 | RTCWEN | R/W | 0 | RTC Wake-up Enable |
| | | | | 0: Disabled |
| | | | | 1: Enabled |
| | | | | When set, an RTC match event (RTCM0 or RTCM1) will re-power the |

match register 0 or 1.

device based on the RTC counter value matching the corresponding

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | CLKSEL | R/W | 0 | Hibernation Module Clock Select |
| | | | | 0: Use Divide by 128 output. Use this value for a 4-MHz crystal. |
| | | | | 1: Use raw output. Use this value for a 32-kHz oscillator. |
| 1 | HIBREQ | R/W | 0 | Hibernation Request |
| | | | | 0: Disabled |
| | | | | 1: Hibernation initiated |
| | | | | After a wake-up event, this bit is cleared by hardware. |
| 0 | RTCEN | R/W | 0 | RTC Timer Enable |
| | | | | 0: Disabled |
| | | | | 1: Enabled |


Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Hibernation Interrupt Mask (HIBIM)

Base 0x400F.C000

Offset 0x014
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x000.0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | R/W | 0 | External Wake-Up Interrupt Mask 0: Masked 1: Unmasked |
| 2 | LOWBAT | R/W | 0 | Low Battery Voltage Interrupt Mask 0: Masked 1: Unmasked |
| 1 | RTCALT1 | R/W | 0 | RTC Alert1 Interrupt Mask 0: Masked 1: Unmasked |
| 0 | RTCALT0 | R/W | 0 | RTC Alert0 Interrupt Mask 0: Masked |


1: Unmasked

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000 Offset 0x018
Type RO, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x000.0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | RO | 0 | External Wake-Up Raw Interrupt Status |
| 2 | LOWBAT | RO | 0 | Low Battery Voltage Raw Interrupt Status |
| 1 | RTCALT1 | RO | 0 | RTC Alert1 Raw Interrupt Status |
| 0 | RTCALT0 | RO | 0 | RTC Alert0 Raw Interrupt Status |

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000 Offset 0x01C Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x000.0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | RO | 0 | External Wake-Up Masked Interrupt Status |
| 2 | LOWBAT | RO | 0 | Low Battery Voltage Masked Interrupt Status |
| 1 | RTCALT1 | RO | 0 | RTC Alert1 Masked Interrupt Status |
| 0 | RTCALT0 | RO | 0 | RTC Alert0 Masked Interrupt Status |


Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000

Offset 0x020 Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:4 | reserved | RO | 0x000.0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EXTW | R/W1C | 0 | External Wake-Up Masked Interrupt Clear Reads return an indeterminate value. |
| 2 | LOWBAT | R/W1C | 0 | Low Battery Voltage Masked Interrupt Clear Reads return an indeterminate value. |
| 1 | RTCALT1 | R/W1C | 0 | RTC Alert1 Masked Interrupt Clear Reads return an indeterminate value. |
| 0 | RTCALT0 | R/W1C | 0 | RTC Alert0 Masked Interrupt Clear Reads return an indeterminate value |

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as 0x7FFF ± N clock cycles.

Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000


15:0

TRIM

R/W

0x7FFF

Offset 0x024 Type R/W, reset 0x0000.7FFF



RTC Trim Value


This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. The compensation is made by software by adjusting the default value of 0x7FFF up or down.

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.

Hibernation Data (HIBDATA)

Base 0x400F.C000 Offset 0x030-0x12C Type R/W, reset 0x0000.0000




8 Internal Memory

The LM3S8971 microcontroller comes with 64 KB of bit-banded SRAM and 256 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1. Flash Block Diagram



8.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

8.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual.*

8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 551 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in four pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 8-1 on page 138.

Table 8-1. Flash Protection Policy Combinations

| FMPPE n | FMPREn | Protection |
|----------------|--------|--|
| 0 | | Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code. |
| 1 | 0 | The block may be written, erased or executed, but not read. This combination is unlikely to be used. |
| 0 | | Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access. |
| 1 | 1 | No protection. The block may be written, erased, executed or read. |

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 139.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

8.3.1.1 To program a 32-bit word

- Write source data to the FMD register.
- Write the target address to the FMA register.
- Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- Poll the FMC register until the WRITE bit is cleared.

8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the FMC register until the ERASE bit is cleared.

8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 139 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Table 8-2. Flash Resident Registers^a

| Register to be Committed | FMA Value | Data Source |
|--------------------------|-------------|-------------|
| FMPRE0 | 0x0000.0000 | FMPRE0 |
| FMPRE1 | 0x0000.0002 | FMPRE1 |
| FMPRE2 | 0x0000.0004 | FMPRE2 |
| FMPRE3 | 0x0000.0008 | FMPRE3 |
| FMPPE0 | 0x0000.0001 | FMPPE0 |
| FMPPE1 | 0x0000.0003 | FMPPE1 |
| FMPPE2 | 0x0000.0005 | FMPPE2 |
| FMPPE3 | 0x0000.0007 | FMPPE3 |
| USER_REG0 | 0x8000.0000 | USER_REG0 |
| USER_REG1 | 0x8000.0001 | USER_REG1 |
| USER_DBG | 0x7510.0000 | FMD |

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris® device.

8.4 Register Map

Table 8-3 on page 139 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table 8-3. Flash Register Map

| Offset | Name | Туре | Reset | Description | See page | |
|-----------|----------------------|------|-------------|----------------------|-------------|--|
| Flash Con | Flash Control Offset | | | | | |
| 0x000 | FMA | R/W | 0x0000.0000 | Flash Memory Address | 141 | |

| Offset | Name | Туре | Reset | Description | See page |
|----------|---------------|-------|-------------|--|-------------|
| 0x004 | FMD | R/W | 0x0000.0000 | Flash Memory Data | 142 |
| 0x008 | FMC | R/W | 0x0000.0000 | Flash Memory Control | 143 |
| 0x00C | FCRIS | RO | 0x0000.0000 | Flash Controller Raw Interrupt Status | 145 |
| 0x010 | FCIM | R/W | 0x0000.0000 | Flash Controller Interrupt Mask | 146 |
| 0x014 | FCMISC | R/W1C | 0x0000.0000 | Flash Controller Masked Interrupt Status and Clear | 147 |
| System C | ontrol Offset | | | | |
| 0x130 | FMPRE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0 | 149 |
| 0x200 | FMPRE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0 | 149 |
| 0x134 | FMPPE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0 | 150 |
| 0x400 | FMPPE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0 | 150 |
| 0x140 | USECRL | R/W | 0x31 | USec Reload | 148 |
| 0x1D0 | USER_DBG | R/W | 0xFFFF.FFFE | User Debug | 151 |
| 0x1E0 | USER_REG0 | R/W | 0xFFFF.FFFF | User Register 0 | 152 |
| 0x1E4 | USER_REG1 | R/W | 0xFFFF.FFFF | User Register 1 | 153 |
| 0x204 | FMPRE1 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 1 | 154 |
| 0x208 | FMPRE2 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 2 | 155 |
| 0x20C | FMPRE3 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 3 | 156 |
| 0x404 | FMPPE1 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 1 | 157 |
| 0x408 | FMPPE2 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 2 | 158 |
| 0x40C | FMPPE3 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 3 | 159 |

8.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.


Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000

Offset 0x000 Type R/W, reset 0x0000.0000



Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 139 for details on values for this field).


Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Data value for write operation.

Register 3: Flash Memory Control (FMC), offset 0x008


When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the Flash Memory Address (FMA) register (see page 141). If the access is a write access, the data contained in the Flash Memory Data (FMD) register (see page 142) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash Memory Control (FMC)

Base 0x400F.D000 Offset 0x008



This can take up to 250 ms.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|---|
| 1 | ERASE | R/W | 0 | Erase a Page of Flash Memory |
| | | | | If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit. |
| | | | | If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned. |
| | | | | This can take up to 25 ms. |
| 0 | WRITE | R/W | 0 | Write a Word into Flash Memory |
| | | | | If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit. |
| | | | | If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned. |
| | | | | This can take up to 50 µs. |


Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PRIS | RO | 0 | Programming Raw Interrupt Status |
| | | | | This bit indicates the current state of the programming cycle. If set, the programming cycle completed; if cleared, the programming cycle has not completed. Programming cycles are either write or erase actions generated through the Flash Memory Control (FMC) register bits (see page 143). |
| 0 | ARIS | RO | 0 | Access Raw Interrupt Status |

This bit indicates if the flash was improperly accessed. If set, the program tried to access the flash counter to the policy as set in the **Flash Memory Protection Read Enable (FMPREn)** and **Flash Memory Protection Program Enable (FMPPEn)** registers. Otherwise, no access has tried to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Name


Type

Reset

Base 0x400F.D000 Offset 0x010

Bit/Field

Type R/W, reset 0x0000.0000



| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|------|--|
| 1 | PMASK | R/W | 0 | Programming Interrupt Mask |
| | | | | This bit controls the reporting of the programming raw interrupt status to the controller. If set, a programming-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller. |
| 0 | AMASK | R/W | 0 | Access Interrupt Mask |

Description

This bit controls the reporting of the access raw interrupt status to the controller. If set, an access-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.


Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000

Offset 0x014
Type R/W1C, reset 0x0000.0000



8.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

bit is cleared.

a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC


Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USec Reload (USECRL)

Base 0x400F.E000 Offset 0x140 Type R/W, reset 0x31



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | USEC | R/W | 0x31 | Microsecond Reload Value |

MHz -1 of the controller clock when the flash is being erased or programmed.

USEC should be set to 0x31 (50 MHz) whenever the flash is being erased or programmed.

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 256 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 256 KB of flash.

Register 10: User Debug (USER DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User Debug (USER DBG)

Base 0x400F.E000 Offset 0x1D0

Type R/W, reset 0xFFFF.FFFE

| .,,, | , | | | | | | | | | | | | | | | |
|-------|------|-----|------|-----|------|-----|-------|--------|-----------|-----------|----------|----------|----------|---------|------|------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | NW | | 1 | 1 | | | 1 | 1 | DATA | | | 1 | ı | | 1 | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | ı | 1 | • | | | D.A | ATA | | | • | 1 | | • | DBG1 | DBG0 |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| D:+/C | iald | | Nama | | Tuno | | Dooot | Dogge | intion | | | | | | | |
| Bit/F | ieiu | | Name | | Type | ' | Reset | Descr | iption | | | | | | | |
| 31 | I | | NW | | R/W | | 1 | User I | Debug N | ot Writte | en | | | | | |
| | | | | | | | | Specif | fies that | this 32-l | oit dwor | d has no | t been w | ritten. | | |

30:2 DATA R/W 0x1FFFFFF User Data

Contains the user data value. This field is initialized to all 1s and can only be written once.

DBG1 R/W 1 Debug Control 1

The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

0 DBG0 R/W 0 Debug Control 0

The $\mathtt{DBG1}$ bit must be 1 and $\mathtt{DBG0}$ must be 0 for debug to be available.

Register 11: User Register 0 (USER_REG0), offset 0x1E0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|------------|--|
| 31 | NW | R/W | 1 | Not Written |
| | | | | Specifies that this 32-bit dword has not been written. |
| 30:0 | DATA | R/W | 0x7FFFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be written once.

Register 12: User Register 1 (USER_REG1), offset 0x1E4


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|------------|--|
| 31 | NW | R/W | 1 | Not Written |
| | | | | Specifies that this 32-bit dword has not been written. |
| 30:0 | DATA | R/W | 0x7FFFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be written once.

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000 Offset 0x204

Type R/W, reset 0xFFFF.FFFF



Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 2 (FMPRE2)

Base 0x400F.E000 Offset 0x208

Type R/W, reset 0xFFFF.FFFF



Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0xFFFF.FFFF



Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description


Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1)

Base 0x400F.E000 Offset 0x404 Type R/W, reset 0xFFFF.FFFF



Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description


Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2)

Base 0x400F.E000 Offset 0x408 Type R/W, reset 0xFFFF.FFFF



Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description


Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3)

Base 0x400F.E000 Offset 0x40C Type R/W, reset 0xFFFF.FFFF



Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module is FiRM-compliant and supports 4-38 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block. The LM3S8971 microcontroller contains eight ports and thus eight of these physical GPIO blocks.

9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 168) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data

direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 167) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-1 on page 161, where u is data unchanged by the write.

Figure 9-1. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-2 on page 161.

Figure 9-2. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 169)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 170)
- GPIO Interrupt Event (GPIOIEV) register (see page 171)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 172).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 173 and page 174). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the **GPIO Interrupt Clear (GPIOICR)** register (see page 175).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the GPIODR2R, GPIODR4R, GPIODR8R, GPIODDR, GPIOPDR, GPIOPDR, GPIOPDR, and GPIODEN registers.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 163 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 163 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Table 9-1. GPIO Pad Configuration Examples

| Configuration | GPIO Reg | GPIO Register Bit Value ^a | | | | | | | | | | | | |
|--------------------------------|----------|--------------------------------------|-----|-----|-----|-----|------|------|------|-----|--|--|--|--|
| | AFSEL | DIR | ODR | DEN | PUR | PDR | DR2R | DR4R | DR8R | SLR | | | | |
| Digital Input (GPIO) | 0 | 0 | 0 | 1 | ? | ? | Х | Х | Х | Х | | | | |
| Digital Output (GPIO) | 0 | 1 | 0 | 1 | ? | ? | ? | ? | ? | ? | | | | |
| Open Drain Input (GPIO) | 0 | 0 | 1 | 1 | Х | Х | Х | Х | Х | Х | | | | |
| Open Drain Output (GPIO) | 0 | 1 | 1 | 1 | Х | Х | ? | ? | ? | ? | | | | |
| Digital Input (Timer CCP) | 1 | Х | 0 | 1 | ? | ? | Х | Х | Х | Х | | | | |
| Digital Input (QEI) | 1 | Х | 0 | 1 | ? | ? | Х | Х | Х | Х | | | | |
| Digital Output (PWM) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | | |
| Digital Output (Timer PWM) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | | |
| Digital Input/Output (SSI) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | | |
| Digital Input/Output (UART) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | | |
| Analog Input (Comparator) | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | Х | | | | |
| Digital Output (Comparator) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | | | |

a. X=Ignored (don't care bit)

Table 9-2. GPIO Interrupt Configuration Example

| | | Pin 2 Bit Value ^a | | | | | | | | | | |
|--------|-------------------------------|------------------------------|---|---|---|---|---|---|---|--|--|--|
| | Interrupt Event Trigger | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| GPIOIS | 0=edge 1=level | Х | Х | Х | Х | Х | 0 | Х | Х | | | |

^{?=}Can be either 0 or 1, depending on the configuration

| Register | | Pin 2 Bit Val | ue ^a | | | | | | |
|----------|---|---------------|-----------------|---|---|---|---|---|---|
| | Interrupt Event Trigger | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIOIBE | 0=single edge 1=both edges | X | X | X | X | X | 0 | X | Х |
| GPIOIEV | 0=Low level, or negative edge 1=High level, or positive edge | Х | Х | Х | X | X | 1 | X | Х |
| GPIOIM | 0=masked 1=not masked | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-3 on page 165 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

GPIO Port A: 0x4000.4000

GPIO Port B: 0x4000.5000

GPIO Port C: 0x4000.6000

GPIO Port D: 0x4000.7000

GPIO Port E: 0x4002.4000

GPIO Port F: 0x4002.5000

GPIO Port G: 0x4002.6000

GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only

GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Table 9-3. GPIO Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x000 | GPIODATA | R/W | 0x0000.0000 | GPIO Data | 167 |
| 0x400 | GPIODIR | R/W | 0x0000.0000 | GPIO Direction | 168 |
| 0x404 | GPIOIS | R/W | 0x0000.0000 | GPIO Interrupt Sense | 169 |
| 0x408 | GPIOIBE | R/W | 0x0000.0000 | GPIO Interrupt Both Edges | 170 |
| 0x40C | GPIOIEV | R/W | 0x0000.0000 | GPIO Interrupt Event | 171 |
| 0x410 | GPIOIM | R/W | 0x0000.0000 | GPIO Interrupt Mask | 172 |
| 0x414 | GPIORIS | RO | 0x0000.0000 | GPIO Raw Interrupt Status | 173 |
| 0x418 | GPIOMIS | RO | 0x0000.0000 | GPIO Masked Interrupt Status | 174 |
| 0x41C | GPIOICR | W1C | 0x0000.0000 | GPIO Interrupt Clear | 175 |
| 0x420 | GPIOAFSEL | R/W | - | GPIO Alternate Function Select | 176 |
| 0x500 | GPIODR2R | R/W | 0x0000.00FF | GPIO 2-mA Drive Select | 178 |
| 0x504 | GPIODR4R | R/W | 0x0000.0000 | GPIO 4-mA Drive Select | 179 |
| 0x508 | GPIODR8R | R/W | 0x0000.0000 | GPIO 8-mA Drive Select | 180 |
| 0x50C | GPIOODR | R/W | 0x0000.0000 | GPIO Open Drain Select | 181 |
| 0x510 | GPIOPUR | R/W | - | GPIO Pull-Up Select | 182 |
| 0x514 | GPIOPDR | R/W | 0x0000.0000 | GPIO Pull-Down Select | 183 |
| 0x518 | GPIOSLR | R/W | 0x0000.0000 | GPIO Slew Rate Control Select | 184 |
| 0x51C | GPIODEN | R/W | - | GPIO Digital Enable | 185 |
| 0x520 | GPIOLOCK | R/W | 0x0000.0001 | GPIO Lock | 186 |
| 0x524 | GPIOCR | - | - | GPIO Commit | 187 |
| 0xFD0 | GPIOPeriphID4 | RO | 0x0000.0000 | GPIO Peripheral Identification 4 | 189 |
| 0xFD4 | GPIOPeriphID5 | RO | 0x0000.0000 | GPIO Peripheral Identification 5 | 190 |
| 0xFD8 | GPIOPeriphID6 | RO | 0x0000.0000 | GPIO Peripheral Identification 6 | 191 |
| 0xFDC | GPIOPeriphID7 | RO | 0x0000.0000 | GPIO Peripheral Identification 7 | 192 |
| 0xFE0 | GPIOPeriphID0 | RO | 0x0000.0061 | GPIO Peripheral Identification 0 | 193 |
| 0xFE4 | GPIOPeriphID1 | RO | 0x0000.0000 | GPIO Peripheral Identification 1 | 194 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0xFE8 | GPIOPeriphID2 | RO | 0x0000.0018 | GPIO Peripheral Identification 2 | 195 |
| 0xFEC | GPIOPeriphID3 | RO | 0x0000.0001 | GPIO Peripheral Identification 3 | 196 |
| 0xFF0 | GPIOPCellID0 | RO | 0x0000.000D | GPIO PrimeCell Identification 0 | 197 |
| 0xFF4 | GPIOPCellID1 | RO | 0x0000.00F0 | GPIO PrimeCell Identification 1 | 198 |
| 0xFF8 | GPIOPCellID2 | RO | 0x0000.0005 | GPIO PrimeCell Identification 2 | 199 |
| 0xFFC | GPIOPCellID3 | RO | 0x0000.00B1 | GPIO PrimeCell Identification 3 | 200 |

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 168).


In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x00 | GPIO Data |

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines $\mathtt{ipaddr}[9:2]$. Reads from this register return its current state. Writes to this register only affect bits that are not masked by $\mathtt{ipaddr}[9:2]$ and are configured as outputs. See "Data Register Operation" on page 161 for examples of reads and writes.


Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x400

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DIR | R/W | 0x00 | GPIO Data Direction |

The DIR values are defined as follows:


- 0 Pins are inputs.
- Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40404 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IS | R/W | 0x00 | GPIO Interrupt Sense |

The IS values are defined as follows:


- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 169) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 171). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IBE | R/W | 0x00 | GPIO Interrupt Both Edges |

The IBE values are defined as follows:

Value Description

- O Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 171).
- 1 Both edges on the corresponding pin trigger an interrupt.

Note: Single edge is determined by the corresponding bit in **GPIOIEV**.


Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 169). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IFV | R/W | 0x00 | GPIO Interrunt Event |

The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- Rising edge or High levels on corresponding pins trigger interrupts.


Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x410

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IME | R/W | 0x00 | GPIO Interrupt Mask Enable |

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.


Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The GPIORIS register is the raw interrupt status register. Bits read High in GPIORIS reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the GPIO Interrupt Mask (GPIOIM) register (see page 172). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x414

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | RIS | RO | 0x00 | GPIO Interrupt Raw Status |

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- Corresponding pin interrupt requirements not met.
- Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.


If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 OFISE! 0x418

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | MIS | RO | 0x00 | GPIO Masked Interrupt Status |

Masked value of interrupt due to corresponding pin.

The MIS values are defined as follows:


- Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x41C



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IC | W1C | 0x00 | GPIO Interrupt Clear |

The IC values are defined as follows:

- 0 Corresponding interrupt is unaffected.
- Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The GPIOAFSEL register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 176) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 186) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 187) have been set to 1.


Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1. GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (FOR) or asserting RST puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x420



Bit/Field Name Type Reset Description 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--------------------------------|
| 7:0 | AFSFI | R/W | _ | GPIO Alternate Function Select |

The AFSEL values are defined as follows:

Value Description

- O Software control of corresponding GPIO line (GPIO mode).
- 1 Hardware control of corresponding GPIO line (alternate hardware function).

Note:


The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x500 Type R/W, reset 0x0000.00FF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|--------|---|
| Did Told | ramo | 1,700 | 110001 | 2000.194011 |
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV2 | R/W | 0xFF | Output Pad 2-mA Drive Enable |


A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x504 Type R/W, reset 0x0000.0000



| 5.45 | | _ | | |
|-----------|----------|------|-------|---|
| Bit/Field | Name | Type | Reset | Description |
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV4 | R/W | 0x00 | Output Pad 4-mA Drive Enable |


A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV8 | R/W | 0x00 | Output Pad 8-mA Drive Enable |

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.


Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the GPIO Digital Input Enable (GPIODEN) register (see page 185). Corresponding bits in the drive strength registers (GPIODR2R, GPIODR4R, GPIODR8R, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the GPIODIR register is set to 0; and as an open drain output when set to 1.

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x50C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | ODE | R/W | 0x00 | Output Pad Open Drain Enable |

The ODE values are defined as follows:

Value Description

- Open drain configuration is disabled.
- Open drain configuration is enabled.


Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 183).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000

Type R/W, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PUE | R/W | _ | Pad Weak Pull-Up Enable |

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Note:


The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 182).

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x514 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PDE | R/W | 0x00 | Pad Weak Pull-Down Enable |

A write of 1 to **GPIOPUR[n]** clears the corresponding **GPIOPDR[n]** enables. The change is effective on the second clock cycle after the write.


Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 180).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x518

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | SRL | R/W | 0x00 | Slew Rate Limit Enable (8-mA drive only) |

The SRL values are defined as follows:

Value Description

- Slew rate control disabled.
- Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.


GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type RW, reset -

7:0

DEN

R/W



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Digital Enable

The DEN values are defined as follows:

Value Description

- 0 Digital functions disabled.
- Digital functions enabled.

Note: The default reset value for the GPIOAFSEL,
GPIOPUR, and GPIODEN registers are 0x0000.0000
for all GPIO pins, with the exception of the five

JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value


for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 187). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x000000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.7000 GPIO Port H base: 0x4002.7000



A write of the value 0x1ACCE551 unlocks the **GPIO Commit (GPIOCR)** register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description
0x0000.0001 locked
0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register will be committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the **GPIOAFSEL** registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and **GPIOAFSEL** registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.5000 GPIO Port H base: 0x4002.7000

Offset 0x524 Type -, reset -



31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|-------------|
| 7:0 | CR | _ | _ | GPIO Commit |

On a bit-wise basis, any bit set allows the corresponding ${\tt GPIOAFSEL}$ bit to be set to its alternate function.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.


Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD0

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | GPIO Peripheral ID Register[7:0] |


Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD4

Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | GPIO Peripheral ID Register[15:8] |

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD8 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | GPIO Peripheral ID Register[23:16] |


Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFDC






| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | GPIO Peripheral ID Register[31:24] |

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFEO Type RO, reset 0x0000.0061



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x61 | GPIO Peripheral ID Register[7:0] |


Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE4

Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | GPIO Peripheral ID Register[15:8] |

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE8 Type RO, reset 0x0000.0018



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | GPIO Peripheral ID Register[23:16] |


Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFEC

Type RO, reset 0x0000.0001




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | GPIO Peripheral ID Register[31:24] |

Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF0



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | GPIO PrimeCell ID Register[7:0] |

 $\label{provides} \mbox{ Provides software a standard cross-peripheral identification system.}$

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF4 Type RO, reset 0x0000.00F0

Туре

Reset

RO

0



RO

RO

RO

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | GPIO PrimeCell ID Register[15:8] |

Provides software a standard cross-peripheral identification system.

RO

RO

RO

0

RO

0

RO

0

RO

0


Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF8

Type RO, reset 0x0000.0005



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | GPIO PrimeCell ID Register[23:16] |


Provides software a standard cross-peripheral identification system.

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFFC



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | GPIO PrimeCell ID Register[31:24] |

Provides software a standard cross-peripheral identification system.

10 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris® General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer0, Timer1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

Note: Timer2 is an internal timer and can only be used to generate internal interrupts or trigger ADC events.


The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 40) and the PWM timer in the PWM module (see "PWM Timer" on page 467).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

10.1 Block Diagram

Figure 10-1. GPTM Module Block Diagram



10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 213), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 214), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 216). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTBILR) register (see page 227) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 228). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 231) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 232).

10.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 227
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 228
- GPTM TimerA (GPTMTAR) register [15:0], see page 235
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 236

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a read access to **GPTMTAR** returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 214), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 218), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 223), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 225). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 221), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 224).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is

loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 229) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit inthe **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration (GPTMCFG)** register (see page 213). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the \mathtt{TnMR} field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the Thtoris bit in the GPTMRIS register, and holds it until it is cleared by writing the GPTMICR register. If the time-out interrupt is enabled in GPTIMR, the GPTM also sets the Thtomis bit in GPTMISR and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the ThOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Table 10-1. 16-Bit Timer With Prescaler Configurations

| Prescale | #Clock (T c) ^a | Max Time | Units |
|----------|---------------------------|----------|-------|
| 00000000 | 1 | 1.3107 | mS |
| 00000001 | 2 | 2.6214 | mS |
| 00000010 | 3 | 3.9321 | mS |
| | | | |
| 11111100 | 254 | 332.9229 | mS |
| 11111110 | 255 | 334.2336 | mS |
| 11111111 | 256 | 335.5443 | mS |

a. Tc is the clock period.

10.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the GPTMTnMR register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the GPTMCTL register. During initialization, the GPTM Timern Match (GPTMTnMATCHR) register is configured so that the difference between the value in the GPTMTnILR register and the GPTMTnMATCHR register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 206 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 10-2. 16-Bit Input Edge Count Mode Example

10.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the \mathtt{TnEN} bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the \mathtt{CnERIS} bit (and the \mathtt{CnEMIS} bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the ${\tt TnEN}$ bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 207 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 10-3. 16-Bit Input Edge Time Mode Example

10.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTnILR** (and **GPTMTnPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 208 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 10-4. 16-Bit PWM Mode Example

10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

7. Poll the TATORIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the **GPTM** Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 209. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the **GPTM Timer Mode (GPTMTnMR)** register:
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- If interrupts are required, set the Thtolm bit in the GPTM Interrupt Mask Register (GPTMIMR).
- Set the TnEN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the **GPTM** Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 209. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- Configure the type of event(s) that the timer captures by writing the Tnevent field of the GPTM Control (GPTMCTL) register.
- Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 210-step 9 on page 210.

10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the Tnevent field of the **GPTM** Control (GPTMCTL) register.
- 5. Load the timer start value into the **GPTM Timern Interval Load (GPTMTnILR)** register.
- 6. If interrupts are required, set the Cneim bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the Then bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the Cners bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

10.4 Register Map

Table 10-2 on page 211 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

Timer0: 0x4003.0000

Timer1: 0x4003.1000

Timer2: 0x4003.2000

Timer3: 0x4003.3000

Table 10-2. Timers Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------|------|-------------|--------------------|-------------|
| 0x000 | GPTMCFG | R/W | 0x0000.0000 | GPTM Configuration | 213 |
| 0x004 | GPTMTAMR | R/W | 0x0000.0000 | GPTM TimerA Mode | 214 |

| Offset | Name | Type | Reset | Description | See page |
|--------|--------------|------|--|------------------------------|-------------|
| 0x008 | GPTMTBMR | R/W | 0x0000.0000 | GPTM TimerB Mode | 216 |
| 0x00C | GPTMCTL | R/W | 0x0000.0000 | GPTM Control | 218 |
| 0x018 | GPTMIMR | R/W | 0x0000.0000 | GPTM Interrupt Mask | 221 |
| 0x01C | GPTMRIS | RO | 0x0000.0000 | GPTM Raw Interrupt Status | 223 |
| 0x020 | GPTMMIS | RO | 0x0000.0000 | GPTM Masked Interrupt Status | 224 |
| 0x024 | GPTMICR | W1C | 0x0000.0000 | GPTM Interrupt Clear | 225 |
| 0x028 | GPTMTAILR | R/W | 0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode) | GPTM TimerA Interval Load | 227 |
| 0x02C | GPTMTBILR | R/W | 0x0000.FFFF | GPTM TimerB Interval Load | 228 |
| 0x030 | GPTMTAMATCHR | R/W | 0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode) | GPTM TimerA Match | 229 |
| 0x034 | GPTMTBMATCHR | R/W | 0x0000.FFFF | GPTM TimerB Match | 230 |
| 0x038 | GPTMTAPR | R/W | 0x0000.0000 | GPTM TimerA Prescale | 231 |
| 0x03C | GPTMTBPR | R/W | 0x0000.0000 | GPTM TimerB Prescale | 232 |
| 0x040 | GPTMTAPMR | R/W | 0x0000.0000 | GPTM TimerA Prescale Match | 233 |
| 0x044 | GPTMTBPMR | R/W | 0x0000.0000 | GPTM TimerB Prescale Match | 234 |
| 0x048 | GPTMTAR | RO | 0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode) | GPTM TimerA | 235 |
| 0x04C | GPTMTBR | RO | 0x0000.FFFF | GPTM TimerB | 236 |

10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

GPTMCFG

R/W


0x0

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x000

2:0

Type R/W, reset 0x0000.0000



The GPTMCFG values are defined as follows:

Value Description

GPTM Configuration

0x0 32-bit timer configuration.

0x1 32-bit real-time clock (RTC) counter configuration.

0x2 Reserved.

0x3 Reserved.

0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004


This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x004

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TAAMS | R/W | 0 | GPTM TimerA Alternate Mode Select |

The TAAMS values are defined as follows:

Value Description

Capture mode is enabled.

PWM mode is enabled.

Note: To enable PWM mode, you must also clear the TACMR bit and set the TAMR field to 0x2.

2 TACMR R/W 0 GPTM TimerA Capture Mode

The TACMR values are defined as follows:

Value Description

0 Edge-Count mode.

Edge-Time mode.

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathbf{GPTMTBMR}}$ are ignored.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 1:0 | TAMR | R/W | 0x0 | GPTM TimerA Mode |
| | | | | The TAMR values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Reserved. |
| | | | | 0x1 One-Shot Timer mode. |
| | | | | 0x2 Periodic Timer mode. |
| | | | | 0x3 Capture mode. |
| | | | | The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit). |
| | | | | In 16-bit timer configuration, ${\tt TAMR}$ controls the 16-bit timer modes for TimerA. |

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)


Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x008

3

TBAMS

Type R/W, reset 0x0000.0000



The TBAMS values are defined as follows:

GPTM TimerB Alternate Mode Select

Value Description

- 0 Capture mode is enabled.
- PWM mode is enabled.

Note: To enable PWM mode, you must also clear the TBCMR bit and set the TBMR field to 0x2.

2 TBCMR R/W 0 GPTM TimerB Capture Mode

R/W

0

The TBCMR values are defined as follows:

Value Description

- 0 Edge-Count mode.
- Edge-Time mode.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|------------------|
| 1.0 | TBMR | R/W | 0x0 | GPTM TimerB Mode |

The TBMR values are defined as follows:

Value Description 0x0 Reserved.

0x1 One-Shot Timer mode.

0x2 Periodic Timer mode.

0x3 Capture mode.

The timer mode is based on the timer configuration defined by bits 2:0 in the $\mbox{\bf GPTMCFG}$ register.

In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.

In 32-bit timer configuration, this register's contents are ignored and $\ensuremath{\mathbf{GPTMTAMR}}$ is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C


This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x00C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 11:10 | TBEVENT | R/W | 0x0 | GPTM TimerB Event Mode |
| | | | | The TBEVENT values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Positive edge. |
| | | | | 0x1 Negative edge. |
| | | | | 0x2 Reserved |
| | | | | 0x3 Both edges. |
| 9 | TBSTALL | R/W | 0 | GPTM TimerB Stall Enable |
| | | | | The TBSTALL values are defined as follows: |
| | | | | Value Description |
| | | | | 0 TimerB stalling is disabled. |
| | | | | 1 TimerB stalling is enabled. |
| 8 | TBEN | R/W | 0 | GPTM TimerB Enable |
| | | | | The TBEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 TimerB is disabled. |
| | | | | TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | TAPWML | R/W | 0 | GPTM TimerA PWM Output Level |
| | | | | The TAPWML values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Output is unaffected. |
| | | | | 1 Output is inverted. |
| 5 | TAOTE | R/W | 0 | GPTM TimerA Output Trigger Enable |
| | | | | The TAOTE values are defined as follows: |
| | | | | Value Description |
| | | | | 0 The output TimerA trigger is disabled. |
| | | | | 1 The output TimerA trigger is enabled. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 4 | RTCEN | R/W | 0 | GPTM RTC Enable |
| | | | | The RTCEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 RTC counting is disabled. |
| | | | | 1 RTC counting is enabled. |
| 3:2 | TAEVENT | R/W | 0x0 | GPTM TimerA Event Mode |
| | | | | The TAEVENT values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Positive edge. |
| | | | | 0x1 Negative edge. |
| | | | | 0x2 Reserved |
| | | | | 0x3 Both edges. |
| 1 | TASTALL | R/W | 0 | GPTM TimerA Stall Enable |
| | | | | The TASTALL values are defined as follows: |
| | | | | Value Description |
| | | | | 0 TimerA stalling is disabled. |
| | | | | 1 TimerA stalling is enabled. |
| 0 | TAEN | R/W | 0 | GPTM TimerA Enable |
| - | | | - | The TAEN values are defined as follows: |
| | | | | |
| | | | | Value Description |
| | | | | TimerA is disabled |

- 0 TimerA is disabled.
- TimerA is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018


This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x018

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 3 | RTCIM | R/W | 0 | GPTM RTC Interrupt Mask The RTCIM values are defined as follows: |
| | | | | Value Description O Interrupt is disabled. 1 Interrupt is enabled. |
| 2 | CAEIM | R/W | 0 | GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: |
| | | | | Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |
| 1 | CAMIM | R/W | 0 | GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: |
| | | | | Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |
| 0 | TATOIM | R/W | 0 | GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: |
| | | | | Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C


This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in GPTMICR.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x01C

Type RO, reset 0x0000.0000



Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in GPTMIMR, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in GPTMICR.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x020

Type RO, reset 0x0000.0000



Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024


This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x024

Type W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 3 | RTCCINT | W1C | 0 | GPTM RTC Interrupt Clear The RTCCINT values are defined as follows: Value Description 0 The interrupt is unaffected. 1 The interrupt is cleared. |
| 2 | CAECINT | W1C | 0 | GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description 0 The interrupt is unaffected. 1 The interrupt is cleared. |
| 1 | CAMCINT | W1C | 0 | GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking. |
| 0 | TATOCINT | W1C | 0 | GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows: Value Description 0 The interrupt is unaffected. |

The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028


This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x028

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)



For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of **GPTMTAILR**.

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C


This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x02C

Type R/W, reset 0x0000.FFFF



When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x030

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)



Bit/Field Name Type Reset Description

31:16 TAMRH R/W 0xFFF GPTM TimerA Match Register High
(32-bit mode)

0x0000 (16-bit mode)

When configured for 32-bit Real-Time Clock (RTC) mode via the **GPTMCFG** register, this value is compared to the upper half of **GPTMTAR**, to determine match events.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBMATCHR**.

15:0 TAMRL R/W 0xFFFF

GPTM TimerA Match Register Low

When configured for 32-bit Real-Time Clock (RTC) mode via the **GPTMCFG** register, this value is compared to the lower half of **GPTMTAR**, to determine match events.

When configured for PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x034

Type R/W, reset 0x0000.FFFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBMRL | R/W | 0xFFFF | GPTM TimerB Match Register Low |

GPTM TimerB Match Register Low

When configured for PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with GPTMTBILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

TAPSR

R/W


0x00

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x038

7:0

Type R/W, reset 0x0000.0000



GPTM TimerA Prescale

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 10-1 on page 205 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x03C

Type R/W, reset 0x0000.0000



| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|------|---|
| 7:0 | TBPSR | R/W | 0x00 | GPTM TimerB Prescale |

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 10-1 on page 205 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040


This register effectively extends the range of GPTMTAMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x040

Type R/W, reset 0x0000.0000



This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of GPTMTBMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.


GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x044

7:0

Type R/W, reset 0x0000.0000



This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048


This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x048

Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)



A read returns the current value of the **GPTM TimerA Count Register**, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C


This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x04C

Type RO, reset 0x0000.FFFF



A read returns the current value of the GPTM TimerB Count Register, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

11.1 Block Diagram

Figure 11-1. WDT Module Block Diagram



11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

11.4 Register Map

Table 11-1 on page 238 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Table 11-1. Watchdog Timer Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|----------|------|-------------|----------------------------------|-------------|
| 0x000 | WDTLOAD | R/W | 0xFFFF.FFFF | Watchdog Load | 240 |
| 0x004 | WDTVALUE | RO | 0xFFFF.FFFF | Watchdog Value | 241 |
| 800x0 | WDTCTL | R/W | 0x0000.0000 | Watchdog Control | 242 |
| 0x00C | WDTICR | WO | - | Watchdog Interrupt Clear | 243 |
| 0x010 | WDTRIS | RO | 0x0000.0000 | Watchdog Raw Interrupt Status | 244 |
| 0x014 | WDTMIS | RO | 0x0000.0000 | Watchdog Masked Interrupt Status | 245 |
| 0x418 | WDTTEST | R/W | 0x0000.0000 | Watchdog Test | 246 |
| 0xC00 | WDTLOCK | R/W | 0x0000.0000 | Watchdog Lock | 247 |

| Offset | Name | Type | Reset | Description | See page |
|--------|--------------|------|-------------|--------------------------------------|-------------|
| 0xFD0 | WDTPeriphID4 | RO | 0x0000.0000 | Watchdog Peripheral Identification 4 | 248 |
| 0xFD4 | WDTPeriphID5 | RO | 0x0000.0000 | Watchdog Peripheral Identification 5 | 249 |
| 0xFD8 | WDTPeriphID6 | RO | 0x0000.0000 | Watchdog Peripheral Identification 6 | 250 |
| 0xFDC | WDTPeriphID7 | RO | 0x0000.0000 | Watchdog Peripheral Identification 7 | 251 |
| 0xFE0 | WDTPeriphID0 | RO | 0x0000.0005 | Watchdog Peripheral Identification 0 | 252 |
| 0xFE4 | WDTPeriphID1 | RO | 0x0000.0018 | Watchdog Peripheral Identification 1 | 253 |
| 0xFE8 | WDTPeriphID2 | RO | 0x0000.0018 | Watchdog Peripheral Identification 2 | 254 |
| 0xFEC | WDTPeriphID3 | RO | 0x0000.0001 | Watchdog Peripheral Identification 3 | 255 |
| 0xFF0 | WDTPCellID0 | RO | 0x0000.000D | Watchdog PrimeCell Identification 0 | 256 |
| 0xFF4 | WDTPCellID1 | RO | 0x0000.00F0 | Watchdog PrimeCell Identification 1 | 257 |
| 0xFF8 | WDTPCellID2 | RO | 0x0000.0005 | Watchdog PrimeCell Identification 2 | 258 |
| 0xFFC | WDTPCellID3 | RO | 0x0000.00B1 | Watchdog PrimeCell Identification 3 | 259 |

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


R/W

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

Base 0x4000.0000

Offset 0x000 Type R/W, reset 0xFFFF.FFF



0xFFFF.FFFF Watchdog Load Value


Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

Base 0x4000.0000

Offset 0x004
Type RO, reset 0xFFFF.FFF



Current value of the 32-bit down counter.

Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchdog Control (WDTCTL)

Base 0x4000.0000 Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | RESEN | R/W | 0 | Watchdog Reset Enable The RESEN values are defined as follows: Value Description 0 Disabled. 1 Enable the Watchdog module reset output. |
| 0 | INTEN | R/W | 0 | Watchdog Interrupt Enable |

Value Description

The INTEN values are defined as follows:

- 0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
- 1 Interrupt event enabled. Once enabled, all writes are ignored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.


Watchdog Interrupt Clear (WDTICR)

WDTIntClr

WO

Base 0x4000.0000 Offset 0x00C Type WO, reset -

31:0




Watchdog Interrupt Clear

Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | WDTRIS | RO | 0 | Watchdog Raw Interrupt Status |

Gives the raw interrupt state (prior to masking) of WDTINTR.

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014


This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000

0

Offset 0x014 Type RO, reset 0x0000.0000



RO

0

Gives the masked interrupt state (after masking) of the WDTINTR interrupt.

Watchdog Masked Interrupt Status


Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

Base 0x4000.0000

Offset 0x418 Type R/W, reset 0x0000.0000




preserved across a read-modify-write operation.

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchdog Lock (WDTLOCK)

Base 0x4000.0000 Offset 0xC00 Type R/W, reset 0x0000.0000



A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description
0x0000.0001 Locked
0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

reserved

PID4

RO

RO


0x00

0x00

31:8

7:0

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000



Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

WDT Peripheral ID Register[7:0]

compatibility with future products, the value of a reserved bit should be


Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4
Type RO, reset 0x0000.0000




Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8
Type RO, reset 0x0000.0000




Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000




Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0
Type RO, reset 0x0000.0005




Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000




Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8
Type RO, reset 0x0000.0018




Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001



Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.


Watchdog PrimeCell Identification 0 (WDTPCellID0)

CID0

RO

0x0D

7:0




Watchdog PrimeCell ID Register[7:0]

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | Watchdog PrimeCell ID Register[15:8] |

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

reserved

CID2

RO

RO

0x00


0x05

Base 0x4000.0000

31:8

7:0

Offset 0xFF8
Type RO, reset 0x0000.0005



Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

Watchdog PrimeCell ID Register[23:16]


compatibility with future products, the value of a reserved bit should be

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | Watchdog PrimeCell ID Register[31:24] |

12 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris® ADC provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of one million samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy

FIFO Block

ADCSSFIFO0

ADCSSFIFO1

ADCSSFIFO2

ADCSSFIFO3

12.1 Block Diagram

Trigger Events Analog Inputs Comparator GPIO (PB4) Sample Control/Status Sequencer 0 ADCACTSS ADCSSMUX0 PWM Analog-to-Digital ADCOSTAT ADCSSCTL0 ADCUSTAT ADCSSFSTAT0 Comparator GPIO (PB4) Timer ADCSSPRI **PWM** Sequencer 1 ADCSSMUX1 Comparator GPIO (PB4) ADCSSCTL1 Hardware Averager Timer ADCSSFSTAT1 ADCSAC Comparator Sample GPIO (PB4) Sequencer 2 Timer ADCSSMUX2

ADCSSCTL2

ADCSSFSTAT2

Sample

Sequencer 3

ADCSSMUX3

ADCSSCTL3

ADCSSFSTAT3

Figure 12-1. ADC Module Block Diagram

ADCEMUX

ADCPSSI

Interrupt Control

ADCIM

ADCRIS

ADCISC

12.2 Functional Description

SS0 Interrupt SS1 Interrupt

SS2 Interrupt

The Stellaris[®] ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

12.2.1 Sample Sequencers

SS₁

SS0

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 12-1 on page 261 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer Number of Samples Depth of FIFO
SS3 1 1
SS2 4 4

4

8

Table 12-1. Samples and FIFO Depth of Sequencers

4

8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the ADCSSCTLn register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO** (**ADCSSFIFOn**) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status** (**ADCSSFSTATn**) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

12.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris[®] devices.

12.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of a Sample Sequencer's interrupt signal, and the ADC Interrupt Status and Clear (ADCISC) register, which shows the logical AND of the ADCRIS register's INR bit and the ADCIM register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC.

12.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

12.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. The external peripheral triggering sources vary by Stellaris[®] family member,

but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

12.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 278). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

12.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input.

12.2.5 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 291).

12.2.6 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

```
SENSO = 2.7 - ((T + 55) / 75)
```

This relation is shown in Figure 12-2 on page 264.




Figure 12-2. Internal Temperature Sensor Characteristic

12.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

12.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC1 register (see page 100).
- If required by the application, reconfigure the Sample Sequencer priorities in the ADCSSPRI
 register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample
 Sequencer 3 as the lowest priority.

12.3.2 Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the ADCEMUX register.
- For each sample in the sample sequence, configure the corresponding input source in the ADCSSMUXn register.

- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the ADCSSCTLn register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the ADCIM register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the ADCACTSS register.

12.4 Register Map

Table 12-2 on page 265 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Table 12-2. ADC Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-------------|-------|-------------|--|-------------|
| 0x000 | ADCACTSS | R/W | 0x0000.0000 | ADC Active Sample Sequencer | 267 |
| 0x004 | ADCRIS | RO | 0x0000.0000 | ADC Raw Interrupt Status | 268 |
| 800x0 | ADCIM | R/W | 0x0000.0000 | ADC Interrupt Mask | 269 |
| 0x00C | ADCISC | R/W1C | 0x0000.0000 | ADC Interrupt Status and Clear | 270 |
| 0x010 | ADCOSTAT | R/W1C | 0x0000.0000 | ADC Overflow Status | 271 |
| 0x014 | ADCEMUX | R/W | 0x0000.0000 | ADC Event Multiplexer Select | 272 |
| 0x018 | ADCUSTAT | R/W1C | 0x0000.0000 | ADC Underflow Status | 275 |
| 0x020 | ADCSSPRI | R/W | 0x0000.3210 | ADC Sample Sequencer Priority | 276 |
| 0x028 | ADCPSSI | WO | - | ADC Processor Sample Sequence Initiate | 277 |
| 0x030 | ADCSAC | R/W | 0x0000.0000 | ADC Sample Averaging Control | 278 |
| 0x040 | ADCSSMUX0 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 0 | 279 |
| 0x044 | ADCSSCTL0 | R/W | 0x0000.0000 | ADC Sample Sequence Control 0 | 281 |
| 0x048 | ADCSSFIFO0 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 0 | 284 |
| 0x04C | ADCSSFSTAT0 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 0 Status | 285 |
| 0x060 | ADCSSMUX1 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 1 | 286 |
| 0x064 | ADCSSCTL1 | R/W | 0x0000.0000 | ADC Sample Sequence Control 1 | 287 |
| 0x068 | ADCSSFIFO1 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 1 | 284 |
| 0x06C | ADCSSFSTAT1 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 1 Status | 285 |
| 0x080 | ADCSSMUX2 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 2 | 286 |
| 0x084 | ADCSSCTL2 | R/W | 0x0000.0000 | ADC Sample Sequence Control 2 | 287 |
| 0x088 | ADCSSFIFO2 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 2 | 284 |
| 0x08C | ADCSSFSTAT2 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 2 Status | 285 |
| 0x0A0 | ADCSSMUX3 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 3 | 289 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|-------------|------|-------------|-----------------------------------|-------------|
| 0x0A4 | ADCSSCTL3 | R/W | 0x0000.0002 | ADC Sample Sequence Control 3 | 290 |
| 0x0A8 | ADCSSFIFO3 | RO | 0x0000.0000 | ADC Sample Sequence Result FIFO 3 | 284 |
| 0x0AC | ADCSSFSTAT3 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 3 Status | 285 |
| 0x100 | ADCTMLB | R/W | 0x0000.0000 | ADC Test Mode Loopback | 291 |

12.5 Register Descriptions


The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | ASEN3 | R/W | 0 | ADC SS3 Enable |
| | | | | Specifies whether Sample Sequencer 3 is enabled. If set, the sample sequence logic for Sequencer 3 is active. Otherwise, the Sequencer is inactive. |
| 2 | ASEN2 | R/W | 0 | ADC SS2 Enable |
| | | | | Specifies whether Sample Sequencer 2 is enabled. If set, the sample sequence logic for Sequencer 2 is active. Otherwise, the Sequencer is inactive. |
| 1 | ASEN1 | R/W | 0 | ADC SS1 Enable |
| | | | | Specifies whether Sample Sequencer 1 is enabled. If set, the sample sequence logic for Sequencer 1 is active. Otherwise, the Sequencer is inactive. |
| 0 | ASEN0 | R/W | 0 | ADC SS0 Enable |


Specifies whether Sample Sequencer 0 is enabled. If set, the sample sequence logic for Sequencer 0 is active. Otherwise, the Sequencer is inactive.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | INR3 | RO | 0 | SS3 Raw Interrupt Status |
| | | | | Set by hardware when a sample with its respective ADCSSCTL3 IE bit has completed conversion. This bit is cleared by writing a 1 to the ADCISC IN3 bit. |
| 2 | INR2 | RO | 0 | SS2 Raw Interrupt Status |
| | | | | Set by hardware when a sample with its respective ADCSSCTL2 IE bit has completed conversion. This bit is cleared by writing a 1 to the ADCISC IN2 bit. |
| 1 | INR1 | RO | 0 | SS1 Raw Interrupt Status |
| | | | | Set by hardware when a sample with its respective ADCSSCTL1 IE bit has completed conversion. This bit is cleared by writing a 1 to the ADCISC IN1 bit. |
| 0 | INR0 | RO | 0 | SS0 Raw Interrupt Status |


Set by hardware when a sample with its respective **ADCSSCTL0** IE bit has completed conversion. This bit is cleared by writing a 1 to the **ADCISC** IN0 bit.

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

ADC Interrupt Mask (ADCIM)

Base 0x4003.8000 Offset 0x008 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | MASK3 | R/W | 0 | SS3 Interrupt Mask |
| | | | | Specifies whether the raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not. |
| 2 | MASK2 | R/W | 0 | SS2 Interrupt Mask |
| | | | | Specifies whether the raw interrupt signal from Sample Sequencer 2 (ADCRIS register INR2 bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not. |
| 1 | MASK1 | R/W | 0 | SS1 Interrupt Mask |
| | | | | Specifies whether the raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not. |
| 0 | MASK0 | R/W | 0 | SS0 Interrupt Mask |

Specifies whether the raw interrupt signal from Sample Sequencer 0 (ADCRIS register INRO bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not.

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the ADCRIS instead of generating interrupts, the INR bits are still cleared via the ADCISC register, even if the IN bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000 Offset 0x00C

| Type R/W | /1C, res | set 0x000 | 0.0000 | | | | | | | | | | | | | |
|----------|----------|-----------|----------|----|-------|-----|--------|--------|-------------|------------|-----------|-----------|------------------------------------|----------|-------|-------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | 1 | 1 | 1 | , , , | | 1 | rese | rved I | 1 | 1 | 1 | | | 1 | 1 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | • | • | • | | res | served | | ' ' | | | • | IN3 | IN2 | IN1 | IN0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W1C | R/W1C | R/W1C | R/W1C |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit/F | ield | | Name | | Туре | | Reset | Descr | iption | | | | | | | |
| 31: | 4 | | reserved | t | RO | | 0x00 | compa | atibility v | vith futur | e produ | cts, the | of a rese value of operation | a reserv | • | |
| 3 | | | IN3 | | R/W1C | | 0 | SS3 lı | nterrupt | Status a | nd Clea | r | | | | |
| | | | | | | | | provid | | el-base | d interru | pt to the | ASK3 an | | | |
| 2 | | | IN2 | | R/W1C | | 0 | SS2 lı | nterrupt | Status a | nd Clea | r | | | | |
| | | | | | | | | provid | | el base | d interru | pt to the | ASK2 an | | | |
| 1 | | | IN1 | | R/W1C | | 0 | SS1 lı | nterrupt | Status a | nd Clea | r | | | | |
| | | | | | | | | provid | | el base | d interru | pt to the | ASK1 an controlle | | | |
| 0 | | | IN0 | | R/W1C | | 0 | SS0 li | nterrupt | Status a | nd Clea | r | | | | |
| | | | | | | | | | | - | | | ASK0 an | | | |

a 1, and also clears the INRO bit.

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

Name


Type

Reset

Base 0x4003.8000

Bit/Field

Offset 0x010
Type R/W1C, reset 0x0000.0000



Description

| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-------|------|--|
| 3 | OV3 | R/W1C | 0 | SS3 FIFO Overflow |
| | | | | This bit specifies that the FIFO for Sample Sequencer 3 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped and this bit is set by hardware to indicate the occurrence of dropped data. This bit is cleared by writing a 1. |
| 2 | OV2 | R/W1C | 0 | SS2 FIFO Overflow |
| | | | | This bit specifies that the FIFO for Sample Sequencer 2 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped and this bit is set by hardware to indicate the occurrence of dropped data. This bit is cleared by writing a 1. |
| 1 | OV1 | R/W1C | 0 | SS1 FIFO Overflow |
| | | | | This bit specifies that the FIFO for Sample Sequencer 1 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped and this bit is set by hardware to indicate the occurrence of dropped data. This bit is cleared by writing a 1. |
| 0 | OV0 | R/W1C | 0 | SS0 FIFO Overflow |


This bit specifies that the FIFO for Sample Sequencer 0 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped and this bit is set by hardware to indicate the occurrence of dropped data. This bit is cleared by writing a 1.

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The ADCEMUX selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:12 | EM3 | R/W | 0x00 | SS3 Trigger Select |

This field selects the trigger source for Sample Sequencer 3.

The valid configurations for this field are:

| Value | Event |
|---------|------------------------------|
| 0x0 | Controller (default) |
| 0x1 | Analog Comparator 0 |
| 0x2 | Reserved |
| 0x3 | Reserved |
| 0x4 | External (GPIO PB4) |
| 0x5 | Timer |
| 0x6 | PWM0 |
| 0x7 | PWM1 |
| 8x0 | PWM2 |
| 0x9-0xE | reserved |
| 0xF | Always (continuously sample) |

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|------|------|-------|---|--------|
| 11:8 | EM2 | R/W | 0x00 | SS2 Trigger Select | |
| | | | | This field selects the trigger source for Sample Sequence | er 2. |
| | | | | The valid configurations for this field are: | |
| | | | | Value Event | |
| | | | | 0x0 Controller (default) | |
| | | | | 0x1 Analog Comparator 0 | |
| | | | | 0x2 Reserved | |
| | | | | 0x3 Reserved | |
| | | | | 0x4 External (GPIO PB4) | |
| | | | | 0x5 Timer | |
| | | | | 0x6 PWM0 | |
| | | | | 0x7 PWM1 | |
| | | | | 0x8 PWM2 | |
| | | | | 0x9-0xE reserved | |
| | | | | 0xF Always (continuously sample) | |
| 7:4 | EM1 | R/W | 0x00 | SS1 Trigger Select | |
| | | | | This field selects the trigger source for Sample Sequence | er 1 |
| | | | | The valid configurations for this field are: | ,01 1. |
| | | | | Value Event | |
| | | | | 0x0 Controller (default) | |
| | | | | 0x1 Analog Comparator 0 | |
| | | | | 0x2 Reserved | |
| | | | | 0x3 Reserved | |
| | | | | 0x4 External (GPIO PB4) | |
| | | | | 0x5 Timer | |
| | | | | 0x6 PWM0 | |
| | | | | 0x7 PWM1 | |
| | | | | 0x8 PWM2 | |
| | | | | 0x9-0xE reserved | |
| | | | | 0.00 0.12 10001.000 | |

| Bit/Field | Name | Type | Reset | Descript | ion | | |
|-----------|------|------|-------|--------------------|--|--|--|
| 3:0 | EM0 | R/W | 0x00 | SS0 Trigger Select | | | |
| | | | | This field | d selects the trigger source for Sample Sequencer 0. | | |
| | | | | The valid | d configurations for this field are: | | |
| | | | | Value | Event | | |
| | | | | 0x0 | Controller (default) | | |
| | | | | 0x1 | Analog Comparator 0 | | |
| | | | | 0x2 | Reserved | | |
| | | | | 0x3 | Reserved | | |
| | | | | 0x4 | External (GPIO PB4) | | |
| | | | | 0x5 | Timer | | |
| | | | | 0x6 | PWM0 | | |
| | | | | 0x7 | PWM1 | | |
| | | | | 8x0 | PWM2 | | |
| | | | | 0x9-0xE | E reserved | | |
| | | | | 0xF | Always (continuously sample) | | |
| | | | | | | | |


Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

Base 0x4003.8000

Offset 0x018
Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | UV3 | R/W1C | 0 | SS3 FIFO Underflow |
| | | | | This bit specifies that the FIFO for Sample Sequencer 3 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. This bit is cleared by writing a 1. |
| 2 | UV2 | R/W1C | 0 | SS2 FIFO Underflow |
| | | | | This bit specifies that the FIFO for Sample Sequencer 2 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. This bit is cleared by writing a 1. |
| 1 | UV1 | R/W1C | 0 | SS1 FIFO Underflow |
| | | | | This bit specifies that the FIFO for Sample Sequencer 1 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. This bit is cleared by writing a 1. |
| 0 | UV0 | R/W1C | 0 | SS0 FIFO Underflow |

This bit specifies that the FIFO for Sample Sequencer 0 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. This bit is cleared by writing a 1.


Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

ADC Sample Sequencer Priority (ADCSSPRI)

Base 0x4003.8000 Offset 0x020

Type R/W, reset 0x0000.3210




Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Base 0x4003.8000 Offset 0x028 Type WO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | WO | - | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | SS3 | WO | - | SS3 Initiate |
| | | | | Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 3, assuming the Sequencer is enabled in the ADCACTSS register. |
| 2 | SS2 | WO | - | SS2 Initiate |
| | | | | Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 2, assuming the Sequencer is enabled in the ADCACTSS register. |
| 1 | SS1 | WO | - | SS1 Initiate |
| | | | | Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 1, assuming the Sequencer is enabled in the ADCACTSS register. |
| 0 | SS0 | WO | - | SS0 Initiate |
| | | | | Only a write by software is valid: a read of the register returns no |


Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 0, assuming the Sequencer is enabled in the **ADCACTSS** register.

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

Base 0x4003.8000 Offset 0x030 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:3 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | AVG | R/W | 0x0 | Hardware Averaging Control |

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.

| Value | Description |
|-------|---------------------------|
| 0x0 | No hardware oversampling |
| 0x1 | 2x hardware oversampling |
| 0x2 | 4x hardware oversampling |
| 0x3 | 8x hardware oversampling |
| 0x4 | 16x hardware oversampling |
| 0x5 | 32x hardware oversampling |
| 0x6 | 64x hardware oversampling |
| 0x7 | Reserved |

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|---------------|----------|----------|----------|----------|----------|----------|----------|---|-------------|-----------|----------|----------|---------------------------------------|----------|----------|----------|--|
| | reserved | | MUX7 | | reserved | | MUX6 | | reserved | | MUX5 | | reserved | | MUX4 | | |
| Type Reset | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | reserved | | MUX3 | | reserved | | MUX2 | l | reserved | | MUX1 | | reserved | | MUX0 | | |
| Type Reset | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | |
| Bit/F | ield | | Name | | Туре | ı | Reset | Descr | iption | | | | | | | | |
| 31 | 1 | | reserved | | RO | | 0 | comp | atibility w | ith futur | e produc | cts, the | of a reser value of a operation | reserv | | | |
| 30: | 28 | | MUX7 | | R/W | | 0 | 8th Sa | ample Inp | out Sele | ect | | | | | | |
| | | | | | | | | The MUX7 field is used during the eighth sample of a sequence executed with the Sample Sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. The value set here indicates the corresponding pin, for example, a value of 1 indicates the input is ADC1. | | | | | | | | | |
| 27 | 7 | | reserved | | RO | | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | |
| 26: | 24 | | MUX6 | | R/W | | 0 | 7th Sample Input Select | | | | | | | | | |
| | | | | | | | | The MUX6 field is used during the seventh sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion. | | | | | | | | | |
| 23 | 3 | | reserved | | RO | | 0 | comp | atibility w | ith futur | e produc | cts, the | of a reser value of a operation | reserv | | | |
| 22: | 20 | | MUX5 | | R/W | | 0 | 6th Sa | ample Inp | out Sele | ect | | | | | | |
| | | | | | | | | with tl | | le Sequ | encer an | d speci | sample of fies which ersion. | | | | |
| 19 | 9 | | reserved | | RO | | 0 | comp | atibility w | ith futur | e produc | cts, the | of a reser value of a operation | reserv | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 18:16 | MUX4 | R/W | 0 | 5th Sample Input Select |
| | | | | The $\mathtt{MUX4}$ field is used during the fifth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 15 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | MUX3 | R/W | 0 | 4th Sample Input Select |
| | | | | The MUX3 field is used during the fourth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 11 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:8 | MUX2 | R/W | 0 | 3rd Sample Input Select |
| | | | | The MUX2 field is used during the third sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4 | MUX1 | R/W | 0 | 2nd Sample Input Select |
| | | | | The MUX1 field is used during the second sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | MUX0 | R/W | 0 | 1st Sample Input Select |
| | | | | The MUX0 field is used during the first sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion. |

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequence 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

Base 0x4003.8000 Offset 0x044

Type R/W, reset 0x0000.0000

| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | , | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | | | | |
|---|----------|---|----------|----------|----------|----------|----------|---|--|------------------------------------|------------|-------------------|----------------------|----------------------|--|---|--|--|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| | TS7 | IE7 | END7 | D7 | TS6 | IE6 | END6 | D6 | TS5 | IE5 | END5 | D5 | TS4 | IE4 | END4 | D4 | | |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | | |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 | | |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | | |
| Bit/F | ield | | Name | | Туре | F | Reset | Description | | | | | | | | | | |
| 31 | 1 | | TS7 | | R/W | | 0 | 8th Sa | ample Te | emp Sen | sor Sele | ct | | | | | | |
| | | | | | | | | and spenso | The TS7 bit is used during the eighth sample of the sample sequence and specifies the input source of the sample. If set, the temperature sensor is read. Otherwise, the input pin specified by the ADCSSMUX register is read. | | | | | | | | | |
| 30 |) | | IE7 | | R/W | | 0 | 8th Sa | ample In | terrupt E | nable | | | | | | | |
| | | | | | | | | The IE7 bit is used during the eighth sample of the sample sequence and specifies whether the raw interrupt signal (INR0 bit) is asserted at the end of the sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to a controller-level interrupt. When this bit is set, the raw interrupt is asserted, otherwise it is not. It is legal to have multiple samples within a sequence generate interrupts. | | | | | | | | | | |
| 29 | 9 | | END7 | | R/W | | 0 | 8th Sa | ample is | End of S | Sequenc | е | | | | | | |
| | | | | | | R/W 0 | | | The END7 bit indicates that this is the last sample of the sequence. It is possible to end the sequence on any sample position. Samples define after the sample containing a set END are not requested for conversion even though the fields may be non-zero. It is required that software write the END bit somewhere within the sequence. (Sample Sequencer 3, which only has a single sample in the sequence, is hardwired to have the END0 bit set.) | | | | | | | defined version re write er 3, | | |
| | | | | | | | | Settin | g this bit | indicate | es that th | iis samp | le is the | last in t | he seque | ence. | | |
| 28 | 3 | | D7 | | R/W | | 0 | 8th Sa | ample Di | ff Input | Select | | | | | | | |
| | | | | | | | | The co "i", wh does | orrespor ere the | nding AD paired ir a differe | CSSMU | Xx nibble "2i and | e must b 2i+1". T | oe set to he temp | entially sa the pair operature og inputs | number sensor | | |
| 27 | 7 | | TS6 | | R/W | | 0 | 7th Sa | ample Te | emp Sen | sor Sele | ect | | | | | | |
| | | | | | | | | Same | definitio | n as TS | 7 but us | ed durin | g the se | venth sa | ample. | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 26 | IE6 | R/W | 0 | 7th Sample Interrupt Enable Same definition as IE7 but used during the seventh sample. |
| 25 | END6 | R/W | 0 | 7th Sample is End of Sequence Same definition as END7 but used during the seventh sample. |
| 24 | D6 | R/W | 0 | 7th Sample Diff Input Select Same definition as D7 but used during the seventh sample. |
| 23 | TS5 | R/W | 0 | 6th Sample Temp Sensor Select Same definition as TS7 but used during the sixth sample. |
| 22 | IE5 | R/W | 0 | 6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample. |
| 21 | END5 | R/W | 0 | 6th Sample is End of Sequence Same definition as END7 but used during the sixth sample. |
| 20 | D5 | R/W | 0 | 6th Sample Diff Input Select Same definition as D7 but used during the sixth sample. |
| 19 | TS4 | R/W | 0 | 5th Sample Temp Sensor Select Same definition as TS7 but used during the fifth sample. |
| 18 | IE4 | R/W | 0 | 5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample. |
| 17 | END4 | R/W | 0 | 5th Sample is End of Sequence Same definition as END7 but used during the fifth sample. |
| 16 | D4 | R/W | 0 | 5th Sample Diff Input Select Same definition as D7 but used during the fifth sample. |
| 15 | TS3 | R/W | 0 | 4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample. |
| 14 | IE3 | R/W | 0 | 4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample. |
| 13 | END3 | R/W | 0 | 4th Sample is End of Sequence Same definition as END7 but used during the fourth sample. |
| 12 | D3 | R/W | 0 | 4th Sample Diff Input Select |
| 11 | TS2 | R/W | 0 | Same definition as D7 but used during the fourth sample. 3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 10 | IE2 | R/W | 0 | 3rd Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the third sample. |
| 9 | END2 | R/W | 0 | 3rd Sample is End of Sequence |
| | | | | Same definition as END7 but used during the third sample. |
| 8 | D2 | R/W | 0 | 3rd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the third sample. |
| 7 | TS1 | R/W | 0 | 2nd Sample Temp Sensor Select |
| | | | | Same definition as TS7 but used during the second sample. |
| 6 | IE1 | R/W | 0 | 2nd Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the second sample. |
| 5 | END1 | R/W | 0 | 2nd Sample is End of Sequence |
| | | | | Same definition as END7 but used during the second sample. |
| 4 | D1 | R/W | 0 | 2nd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the second sample. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select |
| | | | | Same definition as TS7 but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 0 | 1st Sample is End of Sequence |
| | | | | Same definition as END7 but used during the first sample. |
| | | | | Since this sequencer has only one entry, this bit must be set. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select |
| | | | | Same definition as D7 but used during the first sample. |

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the Sample Sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Base 0x4003.8000 Offset 0x048 Type RO, reset 0x0000.0000



Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIFO, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C Type RO, reset 0x0000.0100

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|---------|----------|----------|---------|---------|----------|---------|---------|-------------|-----------------------|-----------|------------|------------|------------|-----------|------------|
| | | | | | | ' | 1 | rese | rved | | | | | | | ' |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ſ | | reserved | | FULL | | reserved | 1 | EMPTY | | HP | | · · | Ī | | TR | ٦ |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| Bit/Fi | eld | | Name | | Type | | Reset | Descri | iption | | | | | | | |
| 31:1 | 13 | r | eserved | | RO | | 0x00 | Softwa | are shou | ıld not re | ly on the | e value o | of a rese | erved bit. | To prov | /ide |
| | | | | | | | | | | | | | | | ed bit sh | nould be |
| | | | | | | | | preser | ved acro | oss a rea | ad-modi | ty-write | operatio | n. | | |
| 12 | ! | | FULL | | RO | | 0 | FIFO I | Full | | | | | | | |
| | | | | | | | | When | set, indi | cates th | at the F | IFO is cu | urrently 1 | full. | | |
| 11: | a | r | eserved | ı | RO | | 0x00 | Softwa | are shou | ıld not re | alv on th | ، میرادی م | of a rese | erved bit. | To prov | /ide |
| 11. | 9 | , | esei veu | l | NO | | 0,000 | compa | atibility w | ith futur | e produ | cts, the v | value of | a reserv | | nould be |
| | | | | | | | | preser | ved acro | oss a rea | ad-modi | fy-write | operatio | n. | | |
| 8 | | | EMPTY | | RO | | 1 | FIFO I | Empty | | | | | | | |
| | | | | | | | | When | set, indi | cates th | at the F | IFO is cu | urrently (| empty. | | |
| 7:4 | 1 | | HPTR | | RO | | 0x00 | EIEO I | Head Po | vinter | | | | | | |
| 7 | • | | 111 111 | | NO | | 0,000 | | | | | | | | | |
| | | | | | | | | | | ains the to be wr | | 'head" p | ointer in | dex for ti | ne FIFO | , that is, |
| 3:0 |) | | TPTR | | RO | | 0x00 | FIFO | Tail Poin | ter | | | | | | |
| | | | | | | | | | | ains the to be rea | | "tail" poi | inter inde | ex for the | e FIFO, | that is, |


Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 279 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000 Offset 0x060 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:15 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | MUX3 | R/W | 0 | 4th Sample Input Select |
| 11 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10:8 | MUX2 | R/W | 0 | 3rd Sample Input Select |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4 | MUX1 | R/W | 0 | 2nd Sample Input Select |
| 3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | MUX0 | R/W | 0 | 1st Sample Input Select |

Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 16-bits wide and contains information for four possible samples. See the **ADCSSCTL0** register on page 281 for detailed bit descriptions.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000 Offset 0x064

Type RO, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|--|---|---|------------------|-----------------|-----------|-----------|----------|----------------|----------|
| | reserved | | | | | | | | | | | | | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| | | | | | | | | | | | | | | | | |
| Bit/Field | | Name | | | Туре | F | Reset | Description | | | | | | | | |
| 31:16 | | reserved | | | RO | 0x00 | | Software should not rely on the value of a reserved bit. To provide | | | | | | | | |
| | | | | | | | | compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | |
| 15 | | TS3 | | | R/W | R/W 0 | | | 4th Sample Temp Sensor Select | | | | | | | |
| | | | | | | | | Same definition as TS7 but used during the fourth sample. | | | | | | | | |
| 14 | | IE3 | | | R/W | | 0 | 4th Sample Interrupt Enable | | | | | | | | |
| | | | | | | | | Same definition as IE7 but used during the fourth sample. | | | | | | | | |
| 13 | | END3 | | | R/W | 0 | | 4th Sample is End of Sequence | | | | | | | | |
| | | | | | | | | Same | definitio | n as EN | D7 but u | sed duri | ng the fo | ourth sa | mple. | |
| 12 | | D3 | | | R/W | 0 | | 4th Sample Diff Input Select | | | | | | | | |
| · <u>-</u> | | | | | | | | Same definition as D7 but used during the fourth sample. | | | | | | | | |
| 11 | | TS2 | | | R/W | 0 | | 3rd Sample Temp Sensor Select | | | | | | | | |
| | | . 32 | | | | | | Same definition as TS7 but used during the third sample. | | | | | | | | |
| 10 | | IE2 | | | R/W | 0 | | 3rd Sample Interrupt Enable | | | | | | | | |
| | | | | | | | Same definition as IE7 but used during the third sample. | | | | | | | | | |
| 9 | | | END2 | | R/W | 0 | | 3rd Sa | amnle is | End of 9 | Segueno | e. | - | · | | |
| 3 | | LINDZ | | | 100 | | 5 | | 3rd Sample is End of Sequence Same definition as END7 but used during the third sample. | | | | | | | |
| 0 | | | DO | | D /// | 0 | | | | | | | | | | |
| 8 | | D2 | | | R/W | | 0 | 3rd Sample Diff Input Select Same definition as D7 but used during the third sample. | | | | | | | | |
| | | | | | | | | Same | uemilli | лг аз 107 | มนเ นรย | a uuririg | uie tilit | ı sample | 5 . | |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 7 | TS1 | R/W | 0 | 2nd Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the second sample. |
| 6 | IE1 | R/W | 0 | 2nd Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the second sample. |
| 5 | END1 | R/W | 0 | 2nd Sample is End of Sequence |
| | | | | Same definition as $\mathtt{END7}$ but used during the second sample. |
| 4 | D1 | R/W | 0 | 2nd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the second sample. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable |
| | | | | Same definition as ${\tt IE7}$ but used during the first sample. |
| 1 | END0 | R/W | 0 | 1st Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the first sample. |
| | | | | Since this sequencer has only one entry, this bit must be set. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select |
| | | | | Same definition as D7 but used during the first sample. |

Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 279 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Base 0x4003.8000 Offset 0x0A0 Type R/W, reset 0x0000.0000




Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 281 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000 Offset 0x0A4

Type R/W, reset 0x0000.0002



| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|------|---|
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 1 | 1st Sample is End of Sequence Same definition as END7 but used during the first sample. Since this sequencer has only one entry, this bit must be set. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select Same definition as D7 but used during the first sample. |

Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100


This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

Read-Only Register

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100


Type RO, reset 0x0000.0000



Write-Only Register

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100 Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | LB | WO | 0 | Loopback Mode Enable |

When set, forces a loopback within the digital block to provide information on input and unique numbering.

The 10-bit loopback data is defined as shown in the read for bits 9:0 above.

13 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S8971 controller is equipped with one UART module.


The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 3.125 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

13.1 Block Diagram

Figure 13-1. UART Module Block Diagram

System Clock



13.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 312). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


13.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 13-2 on page 295 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 13-2. UART Character Frame



13.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 308) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 309). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

```
BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)
```

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 310), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

13.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 305) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 294).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 303). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

13.2.4 **Serial IR (SIR)**

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the **UARTCR** register.

Figure 13-3 on page 297 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 13-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

13.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 301). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 310).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 305) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 314). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, ½, ½, ¾, and 7/8. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

13.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 319).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 316) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 318).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 320).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

13.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 312). In loopback mode, data transmitted on UnTx is received on the UnRx input.

13.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the \mathtt{UnTx} and \mathtt{UnRx} pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

13.3 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UARTO bit in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 295, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 308) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 309) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the UARTCTL register.

13.4 Register Map

Table 13-1 on page 299 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 312) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 13-1. UART Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|-------------|-----------------------------------|-------------|
| 0x000 | UARTDR | R/W | 0x0000.0000 | UART Data | 301 |
| 0x004 | UARTRSR/UARTECR | R/W | 0x0000.0000 | UART Receive Status/Error Clear | 303 |
| 0x018 | UARTFR | RO | 0x0000.0090 | UART Flag | 305 |
| 0x020 | UARTILPR | R/W | 0x0000.0000 | UART IrDA Low-Power Register | 307 |
| 0x024 | UARTIBRD | R/W | 0x0000.0000 | UART Integer Baud-Rate Divisor | 308 |
| 0x028 | UARTFBRD | R/W | 0x0000.0000 | UART Fractional Baud-Rate Divisor | 309 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x02C | UARTLCRH | R/W | 0x0000.0000 | UART Line Control | 310 |
| 0x030 | UARTCTL | R/W | 0x0000.0300 | UART Control | 312 |
| 0x034 | UARTIFLS | R/W | 0x0000.0012 | UART Interrupt FIFO Level Select | 314 |
| 0x038 | UARTIM | R/W | 0x0000.0000 | UART Interrupt Mask | 316 |
| 0x03C | UARTRIS | RO | 0x0000.000F | UART Raw Interrupt Status | 318 |
| 0x040 | UARTMIS | RO | 0x0000.0000 | UART Masked Interrupt Status | 319 |
| 0x044 | UARTICR | W1C | 0x0000.0000 | UART Interrupt Clear | 320 |
| 0xFD0 | UARTPeriphID4 | RO | 0x0000.0000 | UART Peripheral Identification 4 | 322 |
| 0xFD4 | UARTPeriphID5 | RO | 0x0000.0000 | UART Peripheral Identification 5 | 323 |
| 0xFD8 | UARTPeriphID6 | RO | 0x0000.0000 | UART Peripheral Identification 6 | 324 |
| 0xFDC | UARTPeriphID7 | RO | 0x0000.0000 | UART Peripheral Identification 7 | 325 |
| 0xFE0 | UARTPeriphID0 | RO | 0x0000.0011 | UART Peripheral Identification 0 | 326 |
| 0xFE4 | UARTPeriphID1 | RO | 0x0000.0000 | UART Peripheral Identification 1 | 327 |
| 0xFE8 | UARTPeriphID2 | RO | 0x0000.0018 | UART Peripheral Identification 2 | 328 |
| 0xFEC | UARTPeriphID3 | RO | 0x0000.0001 | UART Peripheral Identification 3 | 329 |
| 0xFF0 | UARTPCellID0 | RO | 0x0000.000D | UART PrimeCell Identification 0 | 330 |
| 0xFF4 | UARTPCellID1 | RO | 0x0000.00F0 | UART PrimeCell Identification 1 | 331 |
| 0xFF8 | UARTPCellID2 | RO | 0x0000.0005 | UART PrimeCell Identification 2 | 332 |
| 0xFFC | UARTPCellID3 | RO | 0x0000.00B1 | UART PrimeCell Identification 3 | 333 |

13.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000


This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | OE | RO | 0 | UART Overrun Error |

The OE values are defined as follows:

Value Description

UART Break Error

- 0 There has been no data loss due to a FIFO overrun.
- New data was received when the FIFO was full, resulting in data loss.

| This bit is set to 1 when a break condition is detected, indicating that |
|--|
| the receive data input was held Low for longer than a full-word |
| transmission time (defined as start, data, parity, and stop bits). |

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

9 PE RO 0 UART Parity Error

RO

0

ΒE

10

This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the **UARTLCRH** register.

In FIFO mode, this error is associated with the character at the top of the FIFO.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---|
| 8 | FE | RO | 0 | UART Framing Error |
| | | | | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1). |
| 7:0 | DATA | R/W | 0 | Data Transmitted or Received |
| | | | | When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART. |

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| | | | | The UARTRSR register cannot be written. |
| 3 | OE | RO | 0 | UART Overrun Error |
| | | | | When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR . |
| | | | | The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO. |
| 2 | BE | RO | 0 | UART Break Error |

This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 1 | PE | RO | 0 | UART Parity Error |
| | | | | This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. |
| | | | | This bit is cleared to 0 by a write to UARTECR . |
| 0 | FE | RO | 0 | UART Framing Error |
| | | | | This bit is set to 1 when the received character does not have a valid |

stop bit (a valid stop bit is 1).


This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | WO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | WO | 0 | Error Clear |


A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART Flag (UARTFR)

UART0 base: 0x4000.C000 Offset 0x018 Type RO, reset 0x0000.0090



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | TXFE | RO | 1 | UART Transmit FIFO Empty |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty. |
| | | | | If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty. |
| 6 | RXFF | RO | 0 | UART Receive FIFO Full |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled, this bit is set when the receive holding register is full. |
| | | | | If the FIFO is enabled, this bit is set when the receive FIFO is full. |
| 5 | TXFF | RO | 0 | UART Transmit FIFO Full |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled, this bit is set when the transmit holding register is full. |
| | | | | If the FIFO is enabled, this bit is set when the transmit FIFO is full. |
| 4 | RXFE | RO | 1 | UART Receive FIFO Empty |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled, this bit is set when the receive holding register is empty. |

If the FIFO is enabled, this bit is set when the receive FIFO is empty.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 3 | BUSY | RO | 0 | UART Busy |
| | | | | When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register. |
| | | | | This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled). |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the <code>IrlPBaud16</code> signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrlpBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to **UARTILPR**. The low-power divisor value is calculated as follows:

 $ILPDVSR = SysClk / F_{IrLPBaud16}$

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.


IrlpBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that $1.42\,\mathrm{MHz} < \mathrm{F_{IrlpBaud16}} < 2.12\,\mathrm{MHz}$, which results in a low-power pulse duration of $1.41-2.11\,\mu\mathrm{s}$ (three times the period of IrlpBaud16). The minimum frequency of IrlpBaud16 ensures that pulses less than one period of IrlpBaud16 are rejected, but that pulses greater than $1.4\,\mu\mathrm{s}$ are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 Offset 0x020

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | II PDVSR | R/W | 0x00 | IrDA Low-Power Divisor |

This is an 8-bit low-power divisor value.


Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 295 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 Offset 0x024

Type R/W, reset 0x0000.0000




Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 295 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 Offset 0x028 Type R/W, reset 0x0000.0000




Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | SPS | R/W | 0 | UART Stick Parity Select |
| | | | | When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. |
| | | | | When this bit is cleared, stick parity is disabled. |
| 6:5 | WLEN | R/W | 0 | UART Word Length |
| | | | | The bits indicate the number of data bits transmitted or received in a frame as follows: |
| | | | | Value Description |
| | | | | 0x3 8 bits |
| | | | | 0x2 7 bits |
| | | | | 0x1 6 bits |
| | | | | 0x0 5 bits (default) |
| 4 | FEN | R/W | 0 | UART Enable FIFOs |
| | | | | If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). |
| | | | | When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers. |
| 3 | STP2 | R/W | 0 | UART Two Stop Bits Select |
| | | | | If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 2 | EPS | R/W | 0 | UART Even Parity Select |
| | | | | If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. |
| | | | | When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. |
| | | | | This bit has no effect when parity is disabled by the \mathtt{PEN} bit. |
| 1 | PEN | R/W | 0 | UART Parity Enable |
| | | | | If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame. |
| 0 | BRK | R/W | 0 | UART Send Break |
| | | | | If this bit is set to 1, a Low level is continually output on the ${\tt UnTX}$ output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0. |

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 Offset 0x030 Type R/W, reset 0x0000.0300

| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | , 10001 0 | A0000.00 | 00 | | | | | | | | | | | | | |
|---|-----------|----------|----------|------|------|----|-------|---------|-------------|------------|----------|------------|----------|-----------------------------|----------------|--------------------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | 1 | • | | | | 1 | rese | rved | | | 1 | | 1 | 1 | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | rese | rved | · · | | RXE | TXE | LBE | | rese | erved | | SIRLP | SIREN | UARTEN |
| Туре | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | RO | RO | RO | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| Bit/Fi | eld | | Name | | Type | F | Reset | Descr | iption | | | | | | | |
| 31:1 | 10 | ı | reserved | I | RO | | 0 | | | | • | | | erved bit a reserv | | |
| | | | | | | | | | • | | • | fy-write | | | eu bit si | iouid be |
| 9 | | | RXE | | R/W | | 1 | UART | Receive | e Enable |) | | | | | |
| | | | | | | | | the UA | ART is di | sabled i | n the mi | | | UART is , it comp | | d. When current |
| | | | | | | | | cnara | cter beto | re stopp | oing. | | | | | |
| | | | | | | | | Note: | То є | enable re | eception | , the UAI | RTEN bit | must als | so be se | et. |
| 8 | | | TXE | | R/W | | 1 | UART | Transm | it Enabl | е | | | | | |
| | | | | | | | | the UA | ART is d | - | in the m | iddle of a | | UART is nission, i | | |
| | | | | | | | | Note: | То є | enable tr | ansmiss | sion, the | UARTEN | ง bit mus | t also be | e set. |
| 7 | | | LBE | | R/W | | 0 | UART | Loop B | ack Ena | ble | | | | | |
| | | | | | | | | If this | bit is se | t to 1, th | e UnTX | path is fe | ed throu | gh the ប | nRX pat | h. |
| 6:3 | 3 | l | reserved | l | RO | | 0 | compa | atibility v | vith futur | e produ | | alue of | erved bit a reserv n. | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 2 | SIRLP | R/W | 0 | UART SIR Low Power Mode |
| | | | | This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrlpBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 307 for more information. |
| 1 | SIREN | R/W | 0 | UART SIR Enable |
| | | | | If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol. |
| 0 | UARTEN | R/W | 0 | UART Enable |
| | | | | If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. |

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034


The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 Offset 0x034 Type R/W, reset 0x0000.0012



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:3 | RXIFLSEL | R/W | 0x2 | UART Receive Interrupt FIFO Level Select |

The trigger points for the receive interrupt are as follows:

| Value | Description |
|---------|----------------------------|
| 0x0 | RX FIFO ≥ 1/8 full |
| 0x1 | RX FIFO ≥ ¼ full |
| 0x2 | RX FIFO ≥ ½ full (default) |
| 0x3 | RX FIFO ≥ ¾ full |
| 0x4 | RX FIFO ≥ 7/8 full |
| 0x5-0x7 | Reserved |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 2:0 | TXIFLSEL | R/W | 0x2 | UART Transmit Interrupt FIFO Level Select |
| | | | | The trigger points for the transmit interrupt are as follows: |
| | | | | Value Description |
| | | | | 0x0 TX FIFO ≤ 1/8 full |
| | | | | 0x1 TX FIFO ≤ ¼ full |
| | | | | 0x2 TX FIFO ≤ ½ full (default) |
| | | | | 0x3 TX FIFO ≤ ¾ full |
| | | | | 0x4 TX FIFO ≤ 7/8 full |
| | | | | 0x5-0x7 Reserved |

28

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

reserved

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000

Offset 0x038

Type R/W, reset 0x0000.0000 31 30

| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
|---------------|---------|---------|----------|---------|---------|----------|----------|----------|-------------|---------------------------------------|-----------|------------|------------|------------|-----------|-----------|
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | reserved | | | OEIM | BEIM | PEIM | FEIM | RTIM | TXIM | RXIM | | rese | rved | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| Bit/Fi | ield | | Name | | Туре | F | Reset | Descr | iption | | | | | | | |
| 31: | 11 | | reserved | | RO | (| 0x00 | compa | atibility v | uld not re vith futur oss a rea | e produ | cts, the v | alue of | a reserv | | |
| 10 |) | | OEIM | | R/W | | 0 | UART | Overru | n Error lı | nterrupt | Mask | | | | |
| | | | | | | | | On a | read, the | current | mask fo | or the OE | им inter | rupt is re | eturned. | |
| | | | | | | | | Settin | g this bit | to 1 pror | notes the | е ОЕІМ іІ | nterrupt 1 | to the int | errupt co | ntroller. |
| 9 | | | BEIM | | R/W | | 0 | UART | Break E | Error Inte | errupt Ma | ask | | | | |
| | | | | | | | | On a | read, the | current | mask fo | or the BE | ıм inter | rupt is re | eturned. | |
| | | | | | | | | Settin | g this bit | to 1 pror | notes the | е веім і | nterrupt 1 | to the int | errupt co | ntroller. |
| 8 | | | PEIM | | R/W | | 0 | UART | Parity E | Error Inte | errupt Ma | ask | | | | |
| | | | | | | | | On a | read, the | current | mask fo | or the PE | и inter | rupt is re | eturned. | |
| | | | | | | | | Settin | g this bit | to 1 pror | notes the | е реім іі | nterrupt 1 | to the int | errupt co | ntroller. |
| 7 | | | FEIM | | R/W | | 0 | UART | Framin | g Error I | nterrupt | Mask | | | | |
| | | | | | | | | On a | read, the | current | mask fo | or the FE | им inter | rupt is re | eturned. | |
| | | | | | | | | Settin | g this bit | to 1 pror | notes the | е ғеім і | nterrupt 1 | to the int | errupt co | ntroller. |
| 6 | | | RTIM | | R/W | | 0 | UART | Receive | e Time-C | Out Inter | rupt Mas | sk | | | |
| | | | | | | | | On a | read, the | current | mask fo | or the RT | 'IM inter | rupt is re | eturned. | |
| | | | | | | | | Settin | g this bit | to 1 pror | notes the | e RTIM İ | nterrupt 1 | to the int | errupt co | ntroller. |
| 5 | | | TXIM | | R/W | | 0 | UART | Transm | nit Interru | ıpt Mask | (| | | | |
| | | | | | | | | | | current | | | им inter | rupt is re | eturned. | |
| | | | | | | | | Settin | g this bit | to 1 pror | notes the | е тхім ії | nterrupt t | to the int | errupt co | ntroller. |
| | | | | | | | | | | | | | | | | |


| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 4 | RXIM | R/W | 0 | UART Receive Interrupt Mask |
| | | | | On a read, the current mask for the ${\tt RXIM}$ interrupt is returned. |
| | | | | Setting this bit to 1 promotes the ${\tt RXIM}$ interrupt to the interrupt controller. |
| 3:0 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.000F



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:11 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OERIS | RO | 0 | UART Overrun Error Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 9 | BERIS | RO | 0 | UART Break Error Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 8 | PERIS | RO | 0 | UART Parity Error Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 7 | FERIS | RO | 0 | UART Framing Error Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 6 | RTRIS | RO | 0 | UART Receive Time-Out Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 5 | TXRIS | RO | 0 | UART Transmit Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 4 | RXRIS | RO | 0 | UART Receive Raw Interrupt Status |
| | | | | Gives the raw interrupt state (prior to masking) of this interrupt. |
| 3:0 | reserved | RO | 0xF | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

16

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

24

25

26

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

23

22

UART Receive Time-Out Masked Interrupt Status Gives the masked interrupt state of this interrupt.

Gives the masked interrupt state of this interrupt.

Gives the masked interrupt state of this interrupt.

preserved across a read-modify-write operation.

Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be

UART Transmit Masked Interrupt Status

UART Receive Masked Interrupt Status

20

19

UART Masked Interrupt Status (UARTMIS)

29

RTMIS

TXMIS

RXMIS

reserved

6

5

3:0

RO

RO

RO

RO

0

0

0


0

28

27

30

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000 31




Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000

Offset 0x044 Type W1C, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 6 | RTIC | W1C | 0 | Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt. |
| 5 | TXIC | W1C | 0 | Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt. |
| 4 | RXIC | W1C | 0 | Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt. |
| 3:0 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x0000 | UART Peripheral ID Register[7:0] |


Can be used by software to identify the presence of this peripheral.


Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000





| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x0000 | UART Peripheral ID Register[15:8] |


Can be used by software to identify the presence of this peripheral.

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x0000 | UART Peripheral ID Register[23:16] |


Can be used by software to identify the presence of this peripheral.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x0000 | UART Peripheral ID Register[31:24] |

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x11 | UART Peripheral ID Register[7:0] |

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | UART Peripheral ID Register[15:8] |

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | UART Peripheral ID Register[23:16] |

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | UART Peripheral ID Register[31:24] |

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D




| Ditt leid | Name | Type | Neset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | UART PrimeCell ID Register[7:0] |

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | UART PrimeCell ID Register[15:8] |

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | UART PrimeCell ID Register[23:16] |

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | UART PrimeCell ID Register[31:24] |

14 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris® SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

14.1 Block Diagram

Figure 14-1. SSI Module Block Diagram



14.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

14.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 50-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 353). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (**SSICR0**) register (see page 346).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIC1k transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIC1k. For slave mode, the system clock must be at least 12 times faster than the SSIC1k.

See "Synchronous Serial Interface (SSI)" on page 544 to view SSI timing parameters.

14.2.2 FIFO Operation

14.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 350), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

14.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

14.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each

of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 354). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 356 and page 357, respectively).

14.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.


For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

14.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 14-2 on page 336 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.






In this mode, <code>SSIClk</code> and <code>SSIFss</code> are forced Low, and the transmit data line <code>SSITx</code> is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, <code>SSIFss</code> is pulsed High for one <code>SSIClk</code> period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of <code>SSIClk</code>, the MSB of the 4 to 16-bit data frame is shifted out on the <code>SSITx</code> pin. Likewise, the MSB of the received data is shifted onto the <code>SSIRx</code> pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 14-3 on page 337 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 14-3. TI Synchronous Serial Frame Format (Continuous Transfer)



14.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIC1k signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

14.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 14-4 on page 338 and Figure 14-5 on page 338.

SSITx

SSICIK
SSIFss
SSIRx
MSB

4 to 16 bits


MSB

LSB
Q
LSB
Q
LSB

Figure 14-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.

Figure 14-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIC1k period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIC1k master clock pin goes High after one further half SSIC1k period.

The data is now captured on the rising and propagated on the falling edges of the SSIC1k signal.


In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIC1k period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

14.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 14-6 on page 339, which covers both single and continuous transfers.

Figure 14-6. Freescale SPI Frame Format with SPO=0 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

14.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 14-7 on page 340 and Figure 14-8 on page 340.

SSICIk

SSIFss

SSIRx MSB / LSB Q


4 to 16 bits

SSITx MSB / LSB

Figure 14-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Note: Q is undefined.

Figure 14-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the \mathtt{SSITx} line. Now that both the master and slave data have been set, the \mathtt{SSIClk} master clock pin becomes Low after one further half \mathtt{SSIClk} period. This means that data is captured on the falling edges and propagated on the rising edges of the \mathtt{SSIClk} signal.


In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

14.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 14-9 on page 341, which covers both single and continuous transfers.

Figure 14-9. Freescale SPI Frame Format with SPO=1 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

14.2.4.7 MICROWIRE Frame Format

Figure 14-10 on page 342 shows the MICROWIRE frame format, again for a single frame. Figure 14-11 on page 343 shows the same format when back-to-back frames are transmitted.




Figure 14-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITxpin. SSIFss remains Low for the duration of the frame transmission. The SSIRxpin pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 14-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 14-12 on page 343 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 14-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

14.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the **RCGC1** register. For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- Ensure that the SSE bit in the SSICR1 register is disabled.
- Write the SSICR1 register with a value of 0x0000.0000.
- Write the SSICPSR register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the **SSICR1** register to 1.

14.4 Register Map

Table 14-1 on page 344 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 14-1. SSI Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------|------|-------------|---------------|-------------|
| 0x000 | SSICR0 | R/W | 0x0000.0000 | SSI Control 0 | 346 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0x004 | SSICR1 | R/W | 0x0000.0000 | SSI Control 1 | 348 |
| 0x008 | SSIDR | R/W | 0x0000.0000 | SSI Data | 350 |
| 0x00C | SSISR | RO | 0x0000.0003 | SSI Status | 351 |
| 0x010 | SSICPSR | R/W | 0x0000.0000 | SSI Clock Prescale | 353 |
| 0x014 | SSIIM | R/W | 0x0000.0000 | SSI Interrupt Mask | 354 |
| 0x018 | SSIRIS | RO | 0x0000.0008 | SSI Raw Interrupt Status | 356 |
| 0x01C | SSIMIS | RO | 0x0000.0000 | SSI Masked Interrupt Status | 357 |
| 0x020 | SSIICR | W1C | 0x0000.0000 | SSI Interrupt Clear | 358 |
| 0xFD0 | SSIPeriphID4 | RO | 0x0000.0000 | SSI Peripheral Identification 4 | 359 |
| 0xFD4 | SSIPeriphID5 | RO | 0x0000.0000 | SSI Peripheral Identification 5 | 360 |
| 0xFD8 | SSIPeriphID6 | RO | 0x0000.0000 | SSI Peripheral Identification 6 | 361 |
| 0xFDC | SSIPeriphID7 | RO | 0x0000.0000 | SSI Peripheral Identification 7 | 362 |
| 0xFE0 | SSIPeriphID0 | RO | 0x0000.0022 | SSI Peripheral Identification 0 | 363 |
| 0xFE4 | SSIPeriphID1 | RO | 0x0000.0000 | SSI Peripheral Identification 1 | 364 |
| 0xFE8 | SSIPeriphID2 | RO | 0x0000.0018 | SSI Peripheral Identification 2 | 365 |
| 0xFEC | SSIPeriphID3 | RO | 0x0000.0001 | SSI Peripheral Identification 3 | 366 |
| 0xFF0 | SSIPCellID0 | RO | 0x0000.000D | SSI PrimeCell Identification 0 | 367 |
| 0xFF4 | SSIPCellID1 | RO | 0x0000.00F0 | SSI PrimeCell Identification 1 | 368 |
| 0xFF8 | SSIPCellID2 | RO | 0x0000.0005 | SSI PrimeCell Identification 2 | 369 |
| 0xFFC | SSIPCellID3 | RO | 0x0000.00B1 | SSI PrimeCell Identification 3 | 370 |

14.5 Register Descriptions


The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000



The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.

When the SPH bit is 0, data is captured on the first clock edge transition. If SPH is 1, data is captured on the second clock edge transition.

R/W 6 SPO 0 SSI Serial Clock Polarity

This bit is only applicable to the Freescale SPI Format.

When the SPO bit is 0, it produces a steady state Low value on the SSIC1k pin. If SPO is 1, a steady state High value is placed on the SSIC1k pin when data is not being transferred.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 5:4 | FRF | R/W | 0x0 | SSI Frame Format Select |
| | | | | The FRF values are defined as follows: |
| | | | | Value Frame Format |
| | | | | 0x0 Freescale SPI Frame Format |
| | | | | 0x1 Texas Intruments Synchronous Serial Frame Format |
| | | | | 0x2 MICROWIRE Frame Format |
| | | | | 0x3 Reserved |
| 3:0 | DSS | R/W | 0x00 | SSI Data Size Select |
| | | | | The DSS values are defined as follows: |
| | | | | Value Data Size |
| | | | | 0x0-0x2 Reserved |
| | | | | 0x3 4-bit data |
| | | | | 0x4 5-bit data |
| | | | | 0x5 6-bit data |
| | | | | 0x6 7-bit data |
| | | | | 0x7 8-bit data |
| | | | | 0x8 9-bit data |
| | | | | 0x9 10-bit data |
| | | | | 0xA 11-bit data |
| | | | | 0xB 12-bit data |
| | | | | 0xC 13-bit data |
| | | | | 0xD 14-bit data |
| | | | | 0xE 15-bit data |
| | | | | 0xF 16-bit data |

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000


Bit/Field

3

Name

SOD

Offset 0x004 Type R/W, reset 0x0000.0000



| 31:4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | . , , , , | | |
|---|------|----------|-----------|------|---|
| | 31:4 | reserved | RO | 0x00 | compatibility with future products, the value of a reserved bit should be |

Description

SSI Slave Mode Output Disable

This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.

The SOD values are defined as follows:

Value Description

- SSI can drive SSITx output in Slave Output mode.
- SSI must not drive the ${\tt SSITx}$ output in Slave mode.

2 MS R/W 0 SSI Master/Slave Select

Type

R/W

Reset

0

This bit selects Master or Slave mode and can be modified only when SSI is disabled (SSE=0).

The MS values are defined as follows:

Value Description

- Device configured as a master.
- Device configured as a slave.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 1 | SSE | R/W | 0 | SSI Synchronous Serial Port Enable |
| | | | | Setting this bit enables SSI operation. |
| | | | | The SSE values are defined as follows: |
| | | | | Value Description |
| | | | | 0 SSI operation disabled. |
| | | | | 1 SSI operation enabled. |
| | | | | Note: This bit must be set to 0 before any control registers are reprogrammed. |
| 0 | LBM | R/W | 0 | SSI Loopback Mode |
| | | | | Setting this bit enables Loopback Test mode. |
| | | | | The LBM values are defined as follows: |

Value Description

- 0 Normal serial port operation enabled.
- Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.


When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

D:4/E:-14

SSI0 base: 0x4000.8000 Offset 0x008 Type R/W, reset 0x0000.0000



| Bivrieia | Name | туре | Reset | Description |
|----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | DATA | R/W | 0x0000 | SSI Receive/Transmit Data |

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000 Offset 0x00C Type RO, reset 0x0000.0003

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|----------|---------|---------|----------|---------|---------|-----------|---------|---------|---------|---------|---------|---------|---------|
| | | 1 | 1 | ' | 1 | | | rese | rved I | 1 | 1 | | 1 | , | | • |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | <u>'</u> | 1 | ! ! | reserved | | ' | | ' | ' | BSY | RFF | RNE | TNF | TFE |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | R0 1 |
| | | | | | | | | | | | | | | | | |

| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|---------|-----|----|--------|---|------|---|-------|---------|------------|-------------------------|-----------|------------|-----------|-------------------------------|-----------|-----|
| Bit/Fie | eld | 1 | Name | | Туре | | Reset | Descri | ption | | | | | | | |
| 31:5 | i | re | served | | RO | | 0x00 | compa | tibility w | | produc | cts, the v | alue of | erved bit. a reserve n. | | |
| 4 | | | BSY | | RO | | 0 | SSI Bu | ısy Bit | | | | | | | |
| | | | | | | | | The BS | sy value | s are de | fined as | follows | : | | | |
| | | | | | | | | Value | Descrip | otion | | | | | | |
| | | | | | | | | 0 | SSI is i | dle. | | | | | | |
| | | | | | | | | 1 | | currently it FIFO is | | | d/or rece | eiving a f | frame, oi | the |
| 3 | | | RFF | | RO | | 0 | SSI Re | eceive F | IFO Full | | | | | | |
| | | | | | | | | The RE | FF value | s are de | fined as | follows | : | | | |
| | | | | | | | | Value | Descrip | otion | | | | | | |
| | | | | | | | | 0 | Receiv | e FIFO i | s not ful | l. | | | | |
| | | | | | | | | 1 | Receiv | e FIFO i | s full. | | | | | |
| 2 | | | RNE | | RO | | 0 | SSI Re | eceive F | IFO Not | Empty | | | | | |
| | | | | | | | | The RI | ≀E value | s are de | fined as | follows | : | | | |
| | | | | | | | | Value | Descrip | otion | | | | | | |
| | | | | | | | | 0 | Receiv | e FIFO i | s empty | <u>.</u> | | | | |
| | | | | | | | | 1 | Receiv | e FIFO i | s not en | npty. | | | | |
| 1 | | | TNF | | RO | | 1 | SSI Tra | ansmit F | IFO Not | Full | | | | | |
| | | | | | | | | The Th | ਪE value | s are de | fined as | follows | : | | | |
| | | | | | | | | Value | Descrip | otion | | | | | | |

October 01, 2007 351

Transmit FIFO is full. Transmit FIFO is not full.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 0 | TFE | R0 | 1 | SSI Transmit FIFO Empty |
| | | | | The ${\tt TFE}$ values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Transmit FIFO is not empty. |
| | | | | 1 Transmit FIFO is empty. |


Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CPSDVSR | R/W | 0x00 | SSI Clock Prescale Divisor |

This value must be an even number from 2 to 254, depending on the frequency of SSIC1k. The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.


On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000

Offset 0x014

Type R/W, reset 0x0000.0000



RX FIFO time-out interrupt is masked. RX FIFO time-out interrupt is not masked.


| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 0 | RORIM | R/W | 0 | SSI Receive Overrun Interrupt Mask |
| | | | | The RORIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 RX FIFO overrun interrupt is masked. |
| | | | | 1 RX FIFO overrun interrupt is not masked. |

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 Offset 0x018 Type RO, reset 0x0000.0008




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXRIS | RO | 1 | SSI Transmit FIFO Raw Interrupt Status Indicates that the transmit FIFO is half full or less, when set. |
| 2 | RXRIS | RO | 0 | SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when set. |
| 1 | RTRIS | RO | 0 | SSI Receive Time-Out Raw Interrupt Status Indicates that the receive time-out has occurred, when set. |
| 0 | RORRIS | RO | 0 | SSI Receive Overrun Raw Interrupt Status Indicates that the receive FIFO has overflowed, when set. |

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000



| Divi icia | Name | Турс | reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXMIS | RO | 0 | SSI Transmit FIFO Masked Interrupt Status Indicates that the transmit FIFO is half full or less, when set. |
| 2 | RXMIS | RO | 0 | SSI Receive FIFO Masked Interrupt Status Indicates that the receive FIFO is half full or more, when set. |
| 1 | RTMIS | RO | 0 | SSI Receive Time-Out Masked Interrupt Status Indicates that the receive time-out has occurred, when set. |
| 0 | RORMIS | RO | 0 | SSI Receive Overrun Masked Interrupt Status |


Indicates that the receive FIFO has overflowed, when set.

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The SSIICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 Offset 0x020 Type W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | RTIC | W1C | 0 | SSI Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on interrupt. |
| | | | | Clears interrupt. |
| 0 | RORIC | W1C | 0 | SSI Receive Overrun Interrupt Clear |

Value Description

No effect on interrupt.

The RORIC values are defined as follows:


Clears interrupt.

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | SSI Peripheral ID Register[7:0] |

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)


PID5

RO

0x00

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

7:0



Can be used by software to identify the presence of this peripheral.

SSI Peripheral ID Register[15:8]

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)


PID6

RO

0x00

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

7:0



Can be used by software to identify the presence of this peripheral.


SSI Peripheral ID Register[23:16]

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | SSI Peripheral ID Register[31:24] |

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x22 | SSI Peripheral ID Register[7:0] |

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | SSI Peripheral ID Register [15:8] |

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | SSI Peripheral ID Register [23:16] |

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | SSI Peripheral ID Register [31:24] |

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | SSI PrimeCell ID Register [7:0] |

Provides software a standard cross-peripheral identification system.

Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCellIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)


CID1

RO

0xF0

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

7:0



Provides software a standard cross-peripheral identification system.


preserved across a read-modify-write operation.

SSI PrimeCell ID Register [15:8]

Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCellIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)



Provides software a standard cross-peripheral identification system.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCellIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)


CID3

RO

0xB1

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

7:0



Provides software a standard cross-peripheral identification system.

SSI PrimeCell ID Register [31:24]

15 Controller Area Network (CAN) Module

15.1 Controller Area Network Overview

Controller Area Network (CAN) is a multicast shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 m).


15.2 Controller Area Network Features

The Stellaris[®] CAN module supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects
- Each message object has its own identifier mask
- Maskable interrupt
- Disable Automatic Retransmission mode for Time Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode
- Gluelessly attach to an external CAN PHY through the CANOTX and CANORX pins

15.3 Controller Area Network Block Diagram

Figure 15-1. CAN Module Block Diagram



15.4 Controller Area Network Functional Description

The CAN module conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via the CAN message object register interface. The message memory is not directly accessable in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory.

The CAN message object register interface provides two register sets for communicating with the message objects. Since there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that needs to be processed.

15.4.1 Initialization

The software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register, with software or by a hardware reset, or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the status of the CAN transmit output is recessive (High). Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible when in the initialization state.

To initialize the CAN controller, set the **CAN Bit Timing (CANBIT)** register and configure each message object. If a message object is not needed, it is sufficient to set it as not valid by clearing the MsgVal bit in the **CANIFnARB2** register. Otherwise, the whole message object has to be initialized, as the fields of the message object may not have valid information causing unexpected results. Access to the **CAN Bit Timing (CANBIT)** register and to the **CAN Baud Rate Prescalar Extension (CANBRPE)** register to configure the bit timing are enabled when both the INIT and CCE bits in the **CANCTL** register are set. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle) before it takes part in bus activities and starts message transfers. The initialization of the message objects is independent of being in the initialization state and can be done on the fly, but message objects should all be configured to particular identifiers or set to not valid before the BSP starts the message transfer. To change the configuration of a message object during normal operation, set the MsgVal bit in the **CANIFnARB2** register to 0 (not valid). When the configuration is completed, MsgVal is set to 1 again (valid).

15.4.2 Operation

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is reset to 0, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As messages are received, they are stored in their appropriate message objects if they pass the message handler's filtering. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the Msk bits in the **CANIFnMSKn** registers) is used, the arbitration bits which are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message any time via the CAN Interface Registers (CANIFnCRQ, CANIFnCMSK, CANIFnMSKn, CANIFnARBn, CANIFnMCTL, CANIFnDAn, and CANIFnDBn). The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects are under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. To start the transmission, the \mathtt{TxRqst} bit in the **CANTXRQn** register and the \mathtt{NewDat} bit in the **CANNWDAn** register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier for the message object. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the Message Objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The function of the two sets are independent and identical and can be used to gueue transactions.

15.4.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer between the CAN Interface Registers and message RAM, the valid message object with the highest priority and that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NewDat bit is reset and can be viewed in the CANNWDAn register. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TxRqst bit in the CANIFnCMSK register is reset. If the TxIE bit in the CANIFnMCTL register is set, the IntPnd bit in the CANIFnMCTL register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

15.4.4 Configuring a Transmit Message Object

Table 15-1 on page 375 specifies the bit settings for a transmit message object.

Table 15-1. Transmit Message Object Bit Settings

| Register | CANIFnARB2 | CAI | CANIFnCMSK | | CANIFnMCTL | CANIFnARB2 | CANIFnMCTL | | | | | | |
|----------|------------|------|------------|------|------------|------------|------------|--------|------|------|--------|-------|--------|
| Bit | MsgVal | Arb | Data | Mask | EoB | Dir | NewDat | MsgLst | RxIE | TxIE | IntPnd | RmtEn | TxRqst |
| Value | 1 | appl | appl | appl | 1 | 1 | 0 | 0 | 0 | appl | 0 | appl | 0 |

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of the outgoing message. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, as bits 17:0 of **CANIFnARBn** are not used by the CAN controller for 11-bit identifiers.

If the TxIE bit is set, the IntPnd bit is set after a successful transmission of the message object.

If the RmtEn bit is set, a matching received Remote Frame causes the TxRqst bit to be set and the Remote Frame is autonomously answered by a Data Frame with the data from the message object.

The DLC bit in the **CANIFNMCTL** register is set by an application. TxRqst and RmtEn may not be set before the data is valid.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Remote Frames with similar identifiers to set the TxRqst bit. The Dir bit should not be masked.

15.4.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MsgVal nor the TxRqst bits have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn** or **CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the **CANIFnDAn** or **CANIFnDBn** register or the message object is transferred to the **CANIFnDAn** or **CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WR, NewDat, DataA, and DataB bits are written to the CAN IFn Command Mask (CANIFnMSKn) register, followed by writing the CAN IFn Data registers, and then the number of the message object is written to the CAN IFn Command Request (CANIFnCRQ) register, to update the data bytes and the TxRqst bit at the same time.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst. When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

15.4.6 Accepting Received Message Objects

When the arbitration and control field (ID + Xtd + RmtEn + DLC) of an incoming message is completely shifted into the CAN module, the message handling capability of the module starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the Acceptance Filtering unit is loaded with the arbitration bits from the core. Then the arbitration and mask fields (including MsgVal, UMask, NewDat, and EoB) of message object 1 are loaded into the Acceptance Filtering unit and compared with the arbitration field from the shift register. This is repeated with each following message object until a matching message object is found or until the end of the message RAM is reached. If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of frame received.

15.4.7 Receiving a Data Frame

The message handler stores the message from the CAN module receive shift register into the respective message object in the message RAM. It stores the data bytes, all arbitration bits, and the Data Length Code into the corresponding message object. This is implemented to keep the data bytes connected with the identifier even if arbitration mask registers are used. The CANIFNMCTL.NewDat bit is set to indicate that new data has been received. The CPU should reset CANIFNMCTL.NewDat when it reads the message object to indicate to the controller that the message has been received and the buffer is free to receive more messages. If the CAN controller receives a message and the CANIFNMCTL.NewDat bit was already set, the MsgLst bit is set to indicate that the previous data was lost. If the CANIFNMCTL.RxIE bit is set, the CANIFNMCTL.IntPnd bit is set, causing the CANIFNMCTL.RxIE bit opinit to the message object that just received a message. The CANIFNMCTL.TxRqst bit of this message object is reset to prevent the transmission of a Remote Frame, while the requested Data Frame has just been received.

15.4.8 Receiving a Remote Frame

When a Remote Frame is received, three different configurations of the matching message object have to be considered:

Dir = 1 (direction = transmit), RmtEn = 1, UMask = 1 or 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object is set. The rest of the message object remains unchanged.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object remains unchanged; the Remote Frame is ignored. This remote frame is disabled and will not automatically respond or indicate that the remote frame ever happened.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 1

At the reception of a matching Remote Frame, the TxRqst bit of this message object is reset. The arbitration and control field (ID + Xtd + RmtEn + DLC) from the shift register is stored into the message object in the message RAM and the NewDat bit of this message object is set. The data field of the message object remains unchanged; the Remote Frame is treated similar to a received Data Frame. This is useful for a remote data request from another CAN device for which the Stellaris® controller does not have readily available data. The software must fill the data and answer the frame manually.

15.4.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

15.4.10 Configuring a Receive Message Object

Table 15-2 on page 377 specifies the bit settings for a transmit message object.

Table 15-2. Receive Message Object Bit Settings

| Register | CANIFnARB2 | CAI | NIFnC | MSK | CANIFnMCTL | CANIFnARB2 | CANIFnMCTL | | | | | | |
|----------|------------|------|-------|------|------------|------------|------------|--------|------|------|--------|-------|--------|
| Bit | MsgVal | Arb | Data | Mask | EoB | Dir | NewDat | MsgLst | RxIE | TxIE | IntPnd | RmtEn | TxRqst |
| Value | 1 | appl | appl | appl | 1 | 0 | 0 | 0 | appl | 0 | 0 | 0 | 0 |

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, and bits [17:0] are ignored by the CAN controller. When a Data Frame with an 11-bit Identifier is received, bits [17:0] are set to 0.

If the RxIE bit is set, the IntPnd bit is set when a received Data Frame is accepted and stored in the message object.

When the message handler stores a Data Frame in the message object, it stores the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by nonspecified values.

The CAN mask registers (Msk bits in **CANIFnMSKn**, UMask bit in **CANIFnMCTL** register, and MXtd and MDir bits in **CANIFnMSK2** register) may be used (UMask=1) to allow groups of Data Frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications.

15.4.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the CAN IFn Command Mask (CANIFnCMSK) register and then writes the number of the message object to the CAN IFn Command Request (CANIFnCRQ) register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (CANIFnMSKn, CANIFnARBn, and CANIFnMCTL). Additionally, the NewDat and IntPnd bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt being generated by this message object.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the matching messages has been received.

The actual value of NewDat shows whether a new message has been received since the last time this message object was read. The actual value of MsgLst shows whether more than one message has been received since the last time this message object was read. MsgLst is not automatically reset.

Using a Remote Frame, the CPU may request new data from another CAN node on the CAN bus. Setting the \mathtt{TxRqst} bit of a receive object causes the transmission of a Remote Frame with the receive object's identifier. This Remote Frame triggers the other CAN node to start the transmission of the matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted, the \mathtt{TxRqst} bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data, slightly earlier than expected.

15.4.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it.

The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. A message interrupt is cleared by clearing the message object's IntPnd bit. The Status Interrupt is cleared by reading the **CAN Status** (**CANSTS**) register.

The interrupt identifier IntId in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register holds the value to 0. If the value of **CANINT** is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until **CANINT** is 0, all interrupt sources have been cleared, (the cause of the interrupt is reset), or until IE is reset, which disables interrupts from the CAN controller.

The value 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register (Error Interrupt or Status Interrupt). This indicates that there is either a new Error Interrupt or a new Status Interrupt. A write access can clear the RxOK, TxOK, and LEC flags in the **CANSTS** register, however, only a read access to the **CANSTS** register will clear the source of the status interrupt.

IntId points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the status register may cause an interrupt. The EIE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** interrupt register is updated even when the IE bit is set to zero.

There are two possibilities when handling the source of a message interrupt. The first is to read the IntId bit in the **CANINT** interrupt register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and reset the message object's IntPnd at the same time by setting the ClrIntPnd bit in the CAN IFn Command Mask (CANIFnCMSK) register. When the IntPnd bit is cleared, the CANINT register will contain the message number for the next message object with a pending interrupt.

15.4.13 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

15.4.14 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations

remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 15-2 on page 379): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 15-3 on page 379). The length of the time quantum (tq), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (grap):

The CAN module's system clock fsys is the frequency of its CAN module clock (CAN_CLK) input.

The Synchronization Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the *phase error* of that edge.

The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

Figure 15-2. CAN Bit Time




Table 15-3. CAN Protocol Ranges^a

| Parameter | Range | Remark |
|------------|----------------------|--|
| BRP | [1 32] | Defines the length of the time quantum t _q |
| Sync_Seg | 1 t _q | Fixed length, synchronization of bus input to system clock |
| Prop_Seg | [1 8] t _q | Compensates for the physical delay times |
| Phase_Seg1 | [1 8] t _q | May be lengthened temporarily by synchronization |
| Phase_Seg2 | [1 8] t _q | May be shortened temporarily by synchronization |

| Parameter | Range | Remark |
|-----------|----------------------|--|
| SJW | [1 4] t _q | May not be longer than either Phase Buffer Segment |

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, and SJW and BRP are combined in the other byte.

In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits. Therefore, the length of the bit time is (programmed values):

```
[TSEG1 + TSEG2 + 3] tq
or (functional values):
[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq
```

The data in the bit timing registers are the configuration input of the CAN protocol controller. The Baud Rate Prescalar (configured by BRP) defines the length of the time quantum, the basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the Sample Point and processes the sampled bus input bit. The time after the Sample Point that is needed to calculate the next bit to be sent (that is, the data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT).

The IPT is application-specific but may not be longer than 2 tq; the CAN's IPT is 0 tq. Its length is the lower limit of the programmed length of Phase_Seg2. In case of synchronization, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

15.4.15 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the $Prop_Seg$. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for $Prop_Seg$ is converted into time quanta (rounded up to the nearest integer multiple of tq).

The $Sync_Seg$ is 1 tq long (fixed), which leaves (bit time - $Prop_Seg$ - 1) tq for the two Phase Buffer Segments. If the number of remaining tq is even, the Phase Buffer Segments have the same length, that is, $Phase_Seg2$ = $Phase_Seg1$, else $Phase_Seg2$ = $Phase_Seg1$ + 1.

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] tq.

The length of the Synchronization Jump Width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

```
(1 - df) \times fnom <= fosc <= (1 + df) \times fnom
```

where:

- df = maximum tolerance of oscillator frequency
- fosc = actual oscillator frequency
- fnom = nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

```
df <= (Phase_Seg1,Phase_Seg2)min/ 2 x (13 x tbit - Phase_Seg2)
dfmax = 2 x df x fnom</pre>
```

where:

- Phase_Seg1 and Phase_Seg2 are from Table 15-3 on page 379
- tbit = Bit Time
- dfmax = maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

The resulting configuration is written into the CAN Bit Timing (CANBIT) register :

```
(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronizationJumpWidth-1)&(Prescaler-1)
```

15.4.15.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN_CLK is 10 MHz, BRP is 0, and the bit rate is 1 Mbps.

```
tq 100 ns = tCAN_CLK
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
```

```
tProp 600 ns = 6 × tq
tSJW 100 ns = 1 × tq
tTSeg1 700 ns = tProp + tSJW
tTSeg2 200 ns = Information Processing Time + 1 × tq
tSync-Seg 100 ns = 1 × tq
bit time 1000 ns = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 0.39 % =
    min(PB1,PB2)/ 2 × (13 x bit time - PB2) =
    0.1us/ 2 x (13x lus - 2us)
```

In the above example, the concatenated bit time parameters are (2-1)3&(7-1)4&(1-1)2&(1-1)6, and **CANBIT** is programmed to 0x1600.

15.4.15.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of CAN_CLK is 2 MHz, BRP is 1, and the bit rate is 100 Kbps.

```
tq 1 ms = 2 x tCAN_CLK
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 ms = 1 x tq
tSJW 4 ms = 4 x tq
tTSeg1 5 ms = tProp + tSJW
tTSeg2 4 ms = Information Processing Time + 3 x tq
tSync-Seg 1 ms = 1 x tq
bit time 10 ms = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 1.58 % =
   min(PB1,PB2)/ 2 x (13 x bit time - PB2) =
   4us/ 2 x (13 x 10us - 4us)
```

In this example, the concatenated bit time parameters are (4-1)3&(5-1)4&(4-1)2&(2-1)6, and **CANBIT** is programmed to 0x34C1.

15.5 Controller Area Network Register Map

Table 15-4 on page 382 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000

All accesses are on word (32-bit) boundaries.

Table 15-4. CAN Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------|------|-------------|-------------------|-------------|
| 0x000 | CANCTL | R/W | 0x0000.0001 | CAN Control | 385 |
| 0x004 | CANSTS | R/W | 0x0000.0000 | CAN Status | 387 |
| 0x008 | CANERR | RO | 0x0000.0000 | CAN Error Counter | 390 |
| 0x00C | CANBIT | R/W | 0x0000.2301 | CAN Bit Timing | 391 |
| 0x010 | CANINT | RO | 0x0000.0000 | CAN Interrupt | 393 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|------|-------------|-----------------------------------|-------------|
| 0x014 | CANTST | R/W | 0x0000.0000 | CAN Test | 394 |
| 0x018 | CANBRPE | R/W | 0x0000.0000 | CAN Baud Rate Prescalar Extension | 396 |
| 0x020 | CANIF1CRQ | R/W | 0x0000.0001 | CAN IF1 Command Request | 397 |
| 0x024 | CANIF1CMSK | R/W | 0x0000.0000 | CAN IF1 Command Mask | 398 |
| 0x028 | CANIF1MSK1 | R/W | 0x0000.FFFF | CAN IF1 Mask 1 | 401 |
| 0x02C | CANIF1MSK2 | R/W | 0x0000.FFFF | CAN IF1 Mask 2 | 402 |
| 0x030 | CANIF1ARB1 | R/W | 0x0000.0000 | CAN IF1 Arbitration 1 | 403 |
| 0x034 | CANIF1ARB2 | R/W | 0x0000.0000 | CAN IF1 Arbitration 2 | 404 |
| 0x038 | CANIF1MCTL | R/W | 0x0000.0000 | CAN IF1 Message Control | 405 |
| 0x03C | CANIF1DA1 | R/W | 0x0000.0000 | CAN IF1 Data A1 | 407 |
| 0x040 | CANIF1DA2 | R/W | 0x0000.0000 | CAN IF1 Data A2 | 407 |
| 0x044 | CANIF1DB1 | R/W | 0x0000.0000 | CAN IF1 Data B1 | 407 |
| 0x048 | CANIF1DB2 | R/W | 0x0000.0000 | CAN IF1 Data B2 | 407 |
| 0x080 | CANIF2CRQ | R/W | 0x0000.0001 | CAN IF2 Command Request | 397 |
| 0x084 | CANIF2CMSK | R/W | 0x0000.0000 | CAN IF2 Command Mask | 398 |
| 0x088 | CANIF2MSK1 | R/W | 0x0000.FFFF | CAN IF2 Mask 1 | 401 |
| 0x08C | CANIF2MSK2 | R/W | 0x0000.FFFF | CAN IF2 Mask 2 | 402 |
| 0x090 | CANIF2ARB1 | R/W | 0x0000.0000 | CAN IF2 Arbitration 1 | 403 |
| 0x094 | CANIF2ARB2 | R/W | 0x0000.0000 | CAN IF2 Arbitration 2 | 404 |
| 0x098 | CANIF2MCTL | R/W | 0x0000.0000 | CAN IF2 Message Control | 405 |
| 0x09C | CANIF2DA1 | R/W | 0x0000.0000 | CAN IF2 Data A1 | 407 |
| 0x0A0 | CANIF2DA2 | R/W | 0x0000.0000 | CAN IF2 Data A2 | 407 |
| 0x0A4 | CANIF2DB1 | R/W | 0x0000.0000 | CAN IF2 Data B1 | 407 |
| 0x0A8 | CANIF2DB2 | R/W | 0x0000.0000 | CAN IF2 Data B2 | 407 |
| 0x100 | CANTXRQ1 | RO | 0x0000.0000 | CAN Transmission Request 1 | 408 |
| 0x104 | CANTXRQ2 | RO | 0x0000.0000 | CAN Transmission Request 2 | 408 |
| 0x120 | CANNWDA1 | RO | 0x0000.0000 | CAN New Data 1 | 409 |
| 0x124 | CANNWDA2 | RO | 0x0000.0000 | CAN New Data 2 | 409 |
| 0x140 | CANMSG1INT | RO | 0x0000.0000 | CAN Message 1 Interrupt Pending | 410 |
| 0x144 | CANMSG2INT | RO | 0x0000.0000 | CAN Message 2 Interrupt Pending | 410 |
| 0x160 | CANMSG1VAL | RO | 0x0000.0000 | CAN Message 1 Valid | 411 |
| 0x164 | CANMSG2VAL | RO | 0x0000.0000 | CAN Message 2 Valid | 411 |

15.6 Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers which are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

26

RO

R/W

reserved

EIE

3

0

0

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or resetting INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is reset, each time a sequence of 11 High bits has been monitored, a BitOError code is written to the **CANSTS** status register, enabling the CPU to readily check whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the proceeding of the bus-off recovery sequence.

reserved

CAN Control (CANCTL)

CAN0 base: 0x4004.0000 Offset 0x000 Type R/W, reset 0x0000.0001

30

| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
|--------|----|----|----------|------|-----------|----|--------|--------|-------------|-----------|---------|---------------------------------------|---------|----------|----------|------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | | 1 1 | rese | rved I | | ı | Í | Test | CCE | DAR | reserved | EIE | SIE | ΙE | INIT |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Bit/Fi | | | Name | | Туре | | Reset | Descr | • | | | | | | | |
| 31: | 8 | | reserved | | RO | (| 0x0000 | compa | atibility w | ith futur | e produ | e value o cts, the v fy-write o | alue of | a reserv | | |
| 7 | | | Test | | R/W | | 0 | Test M | lode Ena | able | | | | | | |
| | | | | | | | | | mal Ope | eration | | | | | | |
| 6 | | | CCE | | R/W | | 0 | Config | guration | Change | Enable | | | | | |
| | | | | | | | | | | | | the CAN | | • | T bit is | 1. |
| 5 | | | DAR | | R/W | | 0 | Disabl | le Autom | natic Ret | ransmis | ssion | | | | |

0: Auto retransmission of disturbed messages is enabled.

preserved across a read-modify-write operation.

0: Disabled. No Error Status interrupt is generated.

Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be

1: Enabled. A change in the Boff or EWarn bits in the CANSTS register

1: Auto retransmission is disabled.

Error Interrupt Enable

generates an interrupt.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 2 | SIE | R/W | 0 | Status Change Interrupt Enable |
| | | | | 0: Disabled. No Status Change interrupt is generated. |
| | | | | 1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the \mathtt{TxOk} or \mathtt{RxOk} bits in the CANSTS register generates an interrupt. |
| 1 | IE | R/W | 0 | CAN Interrupt Enable |
| | | | | 0: Interrupt disabled. |
| | | | | 1: Interrupt enabled. |
| 0 | INIT | R/W | 1 | Initialization |
| | | | | 0: Normal operation. |
| | | | | 1: Initialization started. |

Register 2: CAN Status (CANSTS), offset 0x004

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to check for updates.

An Error Interrupt is generated by the BOff and EWarn bits and a Status Change Interrupt is generated by the RxOk, TxOk, and LEC bits, assuming that the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPass bit or a write to the RxOk, TxOk, or LEC bits does not generate an interrupt.

Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Status (CANSTS)

CAN0 base: 0x4004.0000 Offset 0x004 Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|----|----|----|----|----|----|------|-----------|-------|-------|------|------|-----|-----|-----|
| | | | ' | ' | | | | rese | rved • | ' | | | | | ' | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | | | | | | BOff | EWarn | EPass | RxOK | TxOK | | LEC | ' |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | BOff | RO | 0 | Bus-Off Status |
| | | | | 0: Module is not in bus-off state. |
| | | | | 1: Module is in bus-off state. |
| 6 | EWarn | RO | 0 | Warning Status |
| | | | | 0: Both error counters are below the error warning limit of 96. |
| | | | | 1: At least one of the error counters has reached the error warning limit of 96. |
| 5 | EPass | RO | 0 | Error Passive |
| | | | | 0: The CAN module is in the Error Active state, that is, the receive or |

0: The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127.

1: The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 4 | RxOK | R/W | 0 | Received a Message Successfully |
| | | | | 0: Since this bit was last reset to 0, no message has been successfully received. |
| | | | | 1: Since this bit was last reset to 0, a message has been successfully received, independent of the result of the acceptance filtering. |
| | | | | This bit is never reset by the CAN module. |
| 3 | TxOK | R/W | 0 | Transmitted a Message Successfully |
| | | | | 0: Since this bit was last reset to 0, no message has been successfully transmitted. |
| | | | | 1: Since this bit was last reset to 0, a message has been successfully transmitted error-free and acknowledged by at least one other node. |
| | | | | This bit is never reset by the CAN module. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|-----------------|
| 2:0 | LEC | R/W | 0x0 | Last Error Code |

This is the type of the last error to occur on the CAN bus.

Value Definition 0x0 No Error 0x1 Stuff Error

More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.

0x2 Form Erro

A fixed format part of the received frame has the wrong format.

0x3 ACK Error

The message transmitted was not acknowledged by another node.

0x4 Bit 1 Frror

When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.

A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0)

0x5 Bit 0 Error

A Bit 0 Error indicates that the device wanted to send a Low level (logical 0) but the monitored bus value was High (logical 1)

During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.

0x6 CRC Error

The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.

0x7 Unused


When the LEC bit shows this value, no CAN bus event was detected since the CPU wrote this value to LEC.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000 Offset 0x008



0: The Receive Error counter is below the Error Passive level (127 or less).

1: The Receive Error counter has reached the Error Passive level (128 or greater).

14:8 REC RO 0x0 Receive Error Counter

State of the receiver error counter (0 to 127).

7:0 TEC RO 0x0 Transmit Error Counter

State of the transmit error counter (0 to 255).

Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit quantum. Values are to be programmed to the system clock frequency. This register is write-enabled by the CCE and INIT bits in the **CANCTL** register.

With a CAN module clock (CAN_CLK) of 8 MHz, the register reset value of 0x230 configures the CAN for a bit rate of 500 Kbps.

CAN Bit Timing (CANBIT)

CAN0 base: 0x4004.0000 Offset 0x00C Type R/W, reset 0x0000.2301

7:6

SJW

R/W

0x0

30 29 26 25 22 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Type

| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|-------|----------|-----|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | TSeg2 | | | TS | eg1 | 1 | SJ | W | | | BF | RP | 1 | |
| Type | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:15 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | TSeg2 | R/W | 0x2 | Time Segment after Sample Point |
| | | | | 0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | So, for example, a reset value of 0x2 defines that there is 3(2+1) bit time quanta defined for Phase_Seg2 (see Figure 15-2 on page 379). The bit time quanta is defined by BRP. |
| 11:8 | TSeg1 | R/W | 0x3 | Time Segment Before Sample Point |
| | | | | 0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | So, for example, the reset value of 0x3 defines that there is 4(3+1) bit time quanta defined for Phase_Seg1 (see Figure 15-2 on page 379). The bit time quanta is define by BRP. |

0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

(Re)Synchronization Jump Width

During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of ${\tt TSeg1}$ by the value in ${\tt SJW}$. So the reset value of 0 adjusts the length by 1 bit time quanta.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 5:0 | BRP | R/W | 0x1 | Baud Rate Prescalar |
| | | | | 0x00-0x03F: The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | ${\tt BRP}$ defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1). |
| | | | | The BRPRE register can be used to further divide the bit time. |

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

RO

0x0000


Intld

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it. If the IntId bit is not 0x0000 (the default) and the IE bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the IntId bit is set back to 0x0000 when the cause of all interrupts are reset or until IE is reset.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 Offset 0x010 Type RO, reset 0x0000.0000

15:0



The number in this field indicates the source of the interrupt.

Value Definition

Interrupt Identifier

0x0000 No interrupt pending

0x0001-0x0020 Number of the message object that caused the

interrupt

0x0021-0x7FFF Unused

0x8000 Status Interrupt

0x8001-0xFFFF Unused


Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by the Test bit in the **CANCTL** register. Different test functions may be combined but when the Tx bit is not equal to 0x0, it disturbs message transmits.

CAN Test (CANTST)

CAN0 base: 0x4004.0000

Offset 0x014
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | Rx | RO | 0 | Receive Observation |
| | | | | Displays the value on the CANnRx pin. |
| 6:5 | Tx | R/W | 0x0 | Transmit Control |
| | | | | Overrides control of theCANnTx pin. |
| | | | | Value Description |
| | | | | 00 CAN_TX is controlled by the CAN module (default) |
| | | | | 01 Sample Point signal driven on the CAN_TX pin |
| | | | | 10 CAN_TX drives a Low value |
| | | | | 11 CAN_TX drives a High value |
| 4 | LBack | R/W | 0 | Loopback Mode |
| | | | | 0: Disabled. |
| | | | | 1: Enabled. |
| 3 | Silent | R/W | 0 | Silent Mode |
| | | | | Do not transmit data; monitor the bus. Also known as Bus Monitor mode. |
| | | | | 0: Disabled. |
| | | | | 1: Enabled. |
| 2 | Basic | R/W | 0 | Basic Mode |
| _ | Baolo | 1000 | Ü | 0: Disabled. |
| | | | | |
| | | | | 1: Use CANIF1 registers as transmit buffer, and use CANIF2 registers |

as receive buffer.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 1:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 7: CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled with the CCE bit in the CANCTL register.

CAN Baud Rate Prescalar Extension (CANBRPE)

BRPE


R/W

0x0

CAN0 base: 0x4004.0000

3:0

Offset 0x018 Type R/W, reset 0x0000.0000



Baud Rate Prescalar Extension.

0x00-0x0F: Extend the BRP bit to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs) are used.

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

This register is used to start a transfer when its MNUM bit field is updated. Its Busy bit indicates that the information is transferring from the CAN Interface Registers to the internal message RAM.

A message transfer is started as soon as there is a write of the message object number with the MNUM bit. With this write operation, the Busy bit is automatically set to 1 to indicate that a transfer is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then sets the Busy bit back to 0.

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 Offset 0x020 Type RO, reset 0x0000.0001

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|------|----|----|----|----|----------|----|------|-----------|----|-----|-----|-----|-----|-----|-----|
| | | | | | | | | rese | rved I | | | | | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Busy | | • | | | reserved | | | | | | | MN | UM | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | Busy | RO | 0x0 | Busy Flag 0: Reset when read/write action has finished. |
| | | | | 1: Set when a write occurs to the message number in this register. |
| 14:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | MNUM | R/W | 0x01 | Message Number |

Selects one of the 32 message objects in the message RAM for data transfer. The message objects are numbered from 1 to 32.

Value Description

0x00 0 is not a valid message number; it is interpreted as 0x20, or object 32.

0x01-0x20 Indicates specified message object 1 to 32.

0x21-0x3F Not a valid message number; values are shifted and it is interpreted as 0x01-0x1F.

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084


The Command Mask registers specify the transfer direction and select which buffer registers are the source or target of the data transfer.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000

Offset 0x024

Type RO, reset 0x0000.0000



1: Transfer ID + Dir + Xtd + MsgVal to Message Buffer Register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------------|------|-------|---|
| 4 | Control | R/W | 0x0 | Access Control Bits |
| | | | | When wrnrd=1 (writes): |
| | | | | 0: Control bits unchanged. |
| | | | | 1: Transfer control bits to message object. |
| | | | | When wrnrd=0 (reads): |
| | | | | 0: Control bits unchanged. |
| | | | | 1: Transfer control bits to Message Buffer Register. |
| 3 | ClrIntPnd | R/W | 0x0 | Clear Interrupt Pending Bit |
| | | | | Note: This bit is not used when in write (WRNRD=1). |
| | | | | 0: IntPnd bit in CANIFnMCTL register remains unchanged. |
| | | | | 1: Clear IntPnd bit in the CANIFnMCTL register in the message object. |
| 2 | TxRqst/NewDat | R/W | 0x0 | Access Transmission Request or New Data |
| | | | | When wrnrd=1 (writes): |
| | | | | Access Transmission Request Bit |
| | | | | 0: TxRqst bit unchanged. |
| | | | | 1: Set TxRqst bit |
| | | | | Note: If a transmission is requested by programming this TxRqst bit, the parallel TxRqst in the CANIFnMCTL register is ignored. |
| | | | | When wrnrd=0 (reads): |
| | | | | Access New Data Bit |
| | | | | 0: NewDat bit unchanged. |
| | | | | 1: Clear NewDat bit in the message object. |
| | | | | Note: A read access to a message object can be combined with the reset of the control bits IntPdn and NewDat. The values of these bits that are transferred to the CANIFnMCTL register always reflect the status before resetting these bits. |
| 1 | DataA | R/W | 0x0 | Access Data Byte 0 to 3 |
| | | | | When wrnrd=1 (writes): |
| | | | | 0: Data bytes 0-3 are unchanged. |
| | | | | 1: Transfer data bytes 0-3 (CANIFnDA1 and CANIFnDA2) to message object. |
| | | | | When wrnrd=0 (reads): |
| | | | | 0: Data bytes 0-3 are unchanged. |
| | | | | 1: Transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2 . |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|---|
| 0 | DataB | R/W | 0x0 | Access Data Byte 4 to 7 |
| | | | | When wrnrd=1 (writes): |
| | | | | 0: Data bytes 4-7 unchanged. |
| | | | | 1: Transfer data bytes 4-7 (CANIFnDB1 and CANIFnDB2) to message object. |
| | | | | When wrnrd=0 (reads): |
| | | | | 0: Data bytes 4-7 unchanged. |
| | | | | 1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2 . |


Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 Offset 0x028 Type RO, reset 0x0000.FFFF

15:0



Identifier Mask

R/W

Msk

0xFF

0: The corresponding identifier bit (ID) in the message object cannot inhibit the match in acceptance filtering.

^{1:} The corresponding identifier bit (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.

CAN IF1 Mask 2 (CANIF1MSK2)


CAN0 base: 0x4004.0000 Offset 0x02C

12:0

Msk

R/W

0xFF



Identifier Mask

0: The corresponding identifier bit (ID) in the message object cannot inhibit the match in acceptance filtering.

^{1:} The corresponding identifier bit (ID) is used for acceptance filtering.


Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 Offset 0x030

Type RO, reset 0x0000.0000



This bit field is used with the ID field in the **CANIFnARB2** register to create the message identifier. ID[28:0] is the Extended Frame and ID[28:18] is the Standard Frame.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 Offset 0x034 Type RO, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|---------------------------------------|--|---|---|---|---|--|--|-------------------------------------|
| | | | | | | | 1 | rese | rved • | | ' | | | | ' | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | MsgVal | Xtd | Dir | | | l | 1 | • | 1 | ID | 1 | ı | | ı | • | ' |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| Bit/F | ield | | Name | | Туре | i | Reset | Descr | iption | | | | | | | |
| 31: | 16 | | reserved | | RO | 0 | x0000 | compa | atibility v | ith futur | e produ | cts, the v | | a reserv | . To prov ed bit sh | |
| 15 | 5 | | MsgVal | | R/W | | 0x0 | Messa | age Valid | t | | | | | | |
| | | | | | | | | 0: The | e messa | ge objec | t is igno | red by th | ne mess | age han | dler. | |
| | | | | | | | | | e messa age hand | | | - | | e consid | dered by | the |
| | | | | | | | | initiali: The M are m fields | zation and sgVal to commend to co | nd before bit must a bit the rif the rif the right. | e clearin also be o nessage RBn reg | ig the Ir cleared l object i jisters, tl | nit bit ir before a s no long he Xtd a | n the CA ny of the ger requ and Dir | ed during NCTL re followir hired: the bits in th | egister. ng bits ID bit ne |
| 14 | 4 | | Xtd | | R/W | | 0x0 | Exten | ded Ider | ntifier | | | | | | |
| | | | | | | | | 0: The | e 11-bit S | Standard | I Identifie | er will be | used fo | or this mo | essage o | object. |
| | | | | | | | | 1: The | 29-bit E | Extended | d Identifi | er will be | e used fo | or this m | essage | object. |
| 13 | 3 | | Dir | | R/W | | 0x0 | Messa | age Dire | ction | | | | | | |
| | | | | | | | | messa | age obje | ct is trar | nsmitted | . On rec | eption of | f a Data | ntifier of Frame v sage obj | vith |
| | | | | | | | | as a D | Data Fra | me. On i | reception | n of a Re | emote Fi | rame wit | ct is trar th match mtEn=1 | ing |
| 12 | :0 | | ID | | R/W | | 0x0 | Messa | age Iden | tifier | | | | | | |
| | | | | | | | | | | | | | - | | ate the m I is the S | - |

Frame.

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

Offset 0x038

Type RO, reset 0x0000.0000

| | | | | | ľ | | | rese | | | ' | | | 1 | | |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------------|------------------------|-----------|--|------------|-------------------|------------|------------|----------|
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | NewDat | MsgLst | IntPnd | UMask | TxIE | RxIE | RmtEn | TxRqst | EoB | | reserved | | | DI | _C | |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| Bit/F | ield | | Name | | Туре | F | Reset | Descri | iption | | | | | | | |
| 31: | 16 | r | eserved | | RO | 0: | x0000 | compa | atibility w | ith futur | ely on the re produc ad-modif | cts, the v | alue of | a reserv | | |
| 1 | 5 | | NewDat | | R/W | | 0x0 | New E | Data | | | | | | | |
| | | | | | | | | | by the n | | een writte e handler | | | | | |
| | | | | | | | | | | | ler or the je object. | | as writte | n new da | ata into t | he data |
| 14 | 1 | | MsgLst | | R/W | | 0x0 | Messa | age Lost | | | | | | | |
| | | | | | | | | 0 : No CPU. | messag | e was l | ost since | the last | time thi | s bit was | s reset b | y the |
| | | | | | | | | | | • | ler stored CPU has | | _ | | is object | when |
| | | | | | | | | | | | r messag r set to 0 | | | he Dir l | bit in the | |
| 13 | 3 | | IntPnd | | R/W | | 0x0 | Interru | ıpt Pend | ing | | | | | | |
| | | | | | | | | 0: This | s messa | ge obje | ct is not t | he sour | ce of an | interrup | t. | |
| | | | | | | | | identif | ier in the age obje | CAN I | ct is the s nterrupt re is not a | (CANIN | I T) regis | ter will p | oint to th | nis |
| 12 | 2 | | UMask | | R/W | | 0x0 | Use A | cceptan | ce Masl | < | | | | | |
| | | | | | | | | 0: Mas | sk ignore | ed. | | | | | | |

1: Use mask (Msk, MXtd, and MDir) for acceptance filtering.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 11 | TxIE | R/W | 0x0 | Transmit Interrupt Enable |
| | | | | 0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame. |
| | | | | 1: The IntPnd bit in the CANIFnMCTL register is set after a successful transmission of a frame. |
| 10 | RxIE | R/W | 0x0 | Receive Interrupt Enable |
| | | | | 0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful reception of a frame. |
| | | | | 1: The IntPnd bit in the CANIFnMCTL register is set after a successful reception of a frame. |
| 9 | RmtEn | R/W | 0x0 | Remote Enable |
| | | | | 0: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is left unchanged. |
| | | | | 1: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is set. |
| 8 | TxRqst | R/W | 0x0 | Transmit Request |
| | | | | 0: This message object is not waiting for transmission. |
| | | | | 1: The transmission of this message object is requested and is not yet done. |
| 7 | EoB | R/W | 0x0 | End of Buffer |
| | | | | 0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer. |
| | | | | 1: Single message object or last message object of a FIFO Buffer. |
| | | | | This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set to 1. |
| 6:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | DLC | R/W | 0x0 | Data Length Code |
| | | | | Value Description |
| | | | | 0x0-0x8 Specifies the number of bytes in the Data Frame. |
| | | | | 0x9-0xF Defaults to a Data Frame with 8 bytes. |
| | | | | The DLC bit in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message. |

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4


Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN Data Frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 Offset 0x03C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | Data | R/W | 0x00 | Data |

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.


Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the \mathtt{TxRqst} bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The \mathtt{TxRqst} bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Remote Frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TxRqst bit of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TxRqst bit of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000 Offset 0x100 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TxRqst | RO | 0x00 | Transmission Request Bits |

(of all message objects)

^{0:} The message object is not waiting for transmission.

^{1:} The transmission of the message object is requested and is not yet done.


Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NewDat bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NewDat bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Data Frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NewDat bit of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NewDat bit of the second 16 message objects.

CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 Offset 0x120 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | NewDat | RO | 0x00 | New Data Bits |

(of all message objects)

^{0:} No new data has been written into the data portion of this message object by the message handler since the last time this flag was cleared by the CPU.

^{1:} The message handler or the CPU has written new data into the data portion of this message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144


The **CANMSG1INT** and **CANMSG2INT** registers hold the IntPnd bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The IntPnd bit of a specific message object can be changed through two sources: (1) the CPU via the **CAN IFN Message Control (CANIFNMCTL)** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the CAN Interrupt (CANINT) register.

The **CANMSG1INT** register contains the IntPnd bit of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the IntPnd bit of the second 16 message objects.

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | IntPnd | RO | 0x00 | Interrupt Pending Bits |

(of all message objects)

0: This message object is not the source of an interrupt.

1: This message object is the source of an interrupt.


Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MsgVal bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the **CAN IFn Message Control (CANIFnMCTL)** register.

The **CANMSG1VAL** register contains the MsgVal bit of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MsgVal bit of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 Offset 0x160 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | MsgVal | RO | 0x00 | Message Valid Bits |

(of all message objects)

- $\ensuremath{\mathsf{0}}$: This message object is not configured and is ignored by the message handler.
- 1: This message object is configured and should be considered by the message handler.

16 Ethernet Controller

The Stellaris[®] Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Ethernet Controller module has the following features:

- Conforms to the IEEE 802.3-2002 specification
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation
 - Automatic MDI/MDI-X cross-over correction
 - Register-programmable transmit amplitude
 - Automatic polarity correction and 10BASE-T signal reception

16.1 Block Diagram


TXOP Interrupt Receive Transmit Pulse Control Control Transmit Encoding Interrupt Shaping TXON MACISR MACRCR FIFO MACIACK MACNPR MACIMR Collision Carrier Data MDIX Detect Sense Access System Clock MACDR RXIP Receive Clock Transmit Receive Decoding Recovery **RXIN** Control **FIFO** MACTCR MACITHR MACTRR Auto MII Media Independent Interface Negotiation Control Management Register Set MACMCR MR0 MR18 MR4 Individual MACMDVR MR1 MR5 MR19 XTLP Address MACMAR MR2 MR6 MR23 Clock MACIAR0 MACMDTX MR3 MR16 MR24 Reference XTLN MACMDRX MACIAR1 MR17

Figure 16-1. Ethernet Controller Block Diagram

16.2 Functional Description

As shown in Figure 16-2 on page 413, the Ethernet Controller is functionally divided into two layers or modules: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These correspond to the OSI model layers 2 and 1. The primary interface to the Ethernet Controller is a simple bus interface to the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY module via an internal Media Independent Interface (MII).

Figure 16-2. Ethernet Controller



16.2.1 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10k Ω pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor will prevent management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer will auto-negotiate the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **MACMDV** register contains the divider used for scaling down the system clock. See page 433 for more details about the use of this register.

16.2.2 PHY Configuration/Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs, scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery. The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

16.2.2.1 Clock Selection

The PHY has an on-chip crystal oscillator which can also be driven by an external oscillator. In this mode of operation, a 25-MHz crystal should be connected between the XTALPPHY and XTALNPHY pins. Alternatively, an external 25-MHz clock input can be connected to the XTALPPHY pin. In this mode of operation, a crystal is not required and the XTALNPHY pin must be tied to ground.

16.2.2.2 Auto-Negotiation

The PHY supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function can be enabled via register settings. The auto-negotiation function defaults to On and the ANEGEN bit in the **MR0** register is High after reset. Software can disable the auto-negotiation function by writing to the ANEGEN bit. The contents of the **MR4** register are sent to the PHY's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the DPLX and RATE bits in the **MR18** register reflect the actual speed and duplex that was chosen. If auto-negotiation fails to establish a link for any reason, the ANEGF bit in the **MR18** register reflects this and auto-negotiation restarts from the beginning. Writing a 1 to the RANEG bit in the **MR0** register also causes auto-negotiation to restart.

16.2.2.3 Polarity Correction

The PHY is capable of either automatic or manual polarity reversal for 10BASE-T and auto-negotiation functions. Bits 4 and 5 (RVSPOL and APOL) in the MR16 register control this feature. The default is automatic mode, where APOL is Low and RVSPOL indicates if the detection circuitry has inverted the input signal. To enter manual mode, APOL should be set High and RVSPOL then controls the signal polarity.

16.2.2.4 MDI/MDI-X Configuration

The PHY supports the automatic MDI/MDI-X configuration as defined in *IEEE 802.3-2002* specification. This eliminates the need for cross-over cables when connecting to another device, such as a hub. The algorithm is controlled via settings in the **MR24** register. Refer to page 455 for additional details about these settings.

16.2.2.5 LED Indicators

The PHY supports two LED signals that can be used to indicate various states of operation of the Ethernet Controller. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the PHY layer to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page


160 for additional details. The function of these pins is programmable via the PHY layer **MR23** register. Refer to page 454 for additional details on how to program these LED functions.

16.2.3 MAC Configuration/Operation

16.2.3.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 16-3 on page 415.

Figure 16-3. Ethernet Frame



The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

Preamble

The Preamble field is used by the physical layer signaling circuitry to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011.

Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

Length/Type Field

The meaning of this field depends on its numeric value. The first of two octets is most significant. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it is type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the standard. The MAC module assumes type interpretation if the value of the Length/Type field is greater than 1500 decimal.

Data

The data field is a sequence of 0 to 1500 octets. Full data transparency is provided so any values can appear in this field. A minimum frame size is required to properly meet the IEEE standard. If necessary, the data field is extended by appending extra bits (a pad). The pad field can have a size of 0 to 46 octets. The sum of the data and pad lengths must be a minimum of 46 octets. The MAC module automatically inserts pads if required, though it can be disabled by a register

write. For the MAC module core, data sent/received can be larger than 1500 bytes, and no Frame Too Long error is reported. Instead, a FIFO Overrun error is reported when the frame received is too large to fit into the Ethernet Controller's RAM.

Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The value of this field is computed over destination address, source address, length/type, data, and pad fields using the CRC-32 algorithm. The MAC module computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame will not be placed in the RX FIFO, unless the FCS check is disabled by the BADCRC bit in the **MACRCTL** register.

16.2.3.2 MAC Layer FIFOs

For Ethernet frame transmission, a 2 KB TX FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used, for a payload of up to 2032 bytes.

For Ethernet frame reception, a 2-KB RX FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received and there is insufficient space in the RX FIFO, an overflow error will be indicated.

For details regarding the TX and RX FIFO layout, refer to Table 16-1 on page 416. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the FCS and Frame Length bytes. Also note that if FCS generation is disabled with the CRC bit in the **MACTCTL** register, the last word in the FIFO must be the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field will overlap words in the FIFO. However, for the RX FIFO, the beginning of the next frame will always be on a word boundary.

Table 16-1. TX & RX FIFO Organization

| FIFO Word Read/Write Sequence | Word Bit Fields | TX FIFO (Write) | RX FIFO (Read) |
|-------------------------------|-----------------|-----------------|------------------|
| 1st | 7:0 | Data Length LSB | Frame Length LSB |
| | 15:8 | Data Length MSB | Frame Length MSB |
| | 23:16 | | DA oct 1 |
| | 31:24 | | DA oct 2 |
| 2nd | 7:0 | | DA oct 3 |
| | 15:8 | | DA oct 4 |
| | 23:16 | | DA oct 5 |
| | 31:24 | | DA oct 6 |
| 3rd | 7:0 | | SA oct 1 |
| | 15:8 | | SA oct 2 |
| | 23:16 | | SA oct 3 |
| | 31:24 | | SA oct 4 |

| FIFO Word Read/Write Sequence | Word Bit Fields | TX FIFO (Write) | RX FIFO (Read) | | |
|-------------------------------|-----------------|---------------------------------------|----------------|--|--|
| 4th | 7:0 | S | A oct 5 | | |
| | 15:8 | S | A oct 6 | | |
| | 23:16 | 23:16 Len/Type MSB | | | |
| | 31:24 | Len/ | Type LSB | | |
| 5th to nth | 7:0 | da | ata oct n | | |
| | 15:8 | dat | a oct n+1 | | |
| | 23:16 | dat | data oct n+2 | | |
| | 31:24 | dat | a oct n+3 | | |
| last | 7:0 | FCS 1 (if the CRC bit in MACCTL is 0) | FCS 1 | | |
| | 15:8 | FCS 2 (if the CRC bit in MACCTL is 0) | FCS 2 | | |
| | 23:16 | FCS 3 (if the CRC bit in MACCTL is 0) | FCS 3 | | |
| | 31:24 | FCS 4 (if the CRC bit in MACCTL is 0) | FCS 4 | | |

16.2.3.3 Ethernet Transmission Options

The Ethernet Controller can automatically generate and insert the Frame Check Sequence (FCS) at the end of the transmit frame. This is controlled by the CRC bit in the **MACTCTL** register. For test purposes, in order to generate a frame with an invalid CRC, this feature can be disabled.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller can be configured to automatically pad the data section if the payload data section loaded into the FIFO is less than the minimum 46 bytes. This feature is controlled by the PADEN bit in the **MACTCTL** register.

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the <code>DUPLEX</code> bit in the **MACTCTL** register.

16.2.3.4 Ethernet Reception Options

Using the BADCRC bit in the MACRCTL register, the Ethernet Controller can be configured to reject incoming Ethernet frames with an invalid FCS field.

The Ethernet receiver can also be configured for Promiscuous and Multicast modes using the PRMS and AMUL fields in the MACRCTL register. If these modes are not enabled, only Ethernet frames with a broadcast address, or frames matching the MAC address programmed into the MACIAO and MACIAO register will be placed into the RX FIFO.

16.2.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

- A frame has been received into an empty RX FIFO
- A frame transmission error has occurred
- A frame has been transmitted successfully
- A frame has been received with no room in the RX FIFO (overrun)

- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
 - Auto-Negotiate Complete
 - Remote Fault
 - Link Status Change
 - Link Partner Acknowledge
 - Parallel Detect Fault
 - Page Received
 - Receive Error
 - Jabber Event Detected

16.3 Initialization and Configuration

To use the Ethernet Controller, the peripheral must be enabled by setting the EPHY0 and EMAC0 bits in the **RCGC2** register. The following steps can then be used to configure the Ethernet Controller for basic operation.

- 1. Program the **MACDIV** register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the **MACDIV** value would be 4.
- 2. Program the MACIA0 and MACIA1 register for address filtering.
- 3. Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- 4. Program the MACRCTL register to reject frames with bad FCS using a value of 0x08.
- Enable both the Transmitter and Receive by setting the LSB in both the MACTCTL and MACRCTL registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the **MACDATA** register. Then set the NEWTX bit in the **MACTR** register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO will be available for the next transmit frame.
- 7. To receive a frame, wait for the NPR field in the **MACNP** register to be non-zero. Then begin reading the frame from the RX FIFO by using the **MACDATA** register. When the frame (including the FCS field) has been read, the NPR field should decrement by one. When there are no more frames in the RX FIFO, the NPR field will read 0.

16.4 Ethernet Register Map

Table 16-2 on page 419 lists the Ethernet MAC registers. All addresses given are relative to the Ethernet MAC base address of 0x4004.8000.

The IEEE 802.3 standard specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the IEEE 802.3 specification. Table 16-2 on page 419 also lists these MII Management registers. All addresses given are absolute and are written directly to the REGADR field of the MACMCTL register. The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY implementations. The only variance allowed is for features that may or may not be supported by a specific PHY. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendors PHY implementation. Vendor-specific registers not listed are reserved.

Table 16-2. Ethernet Register Map

| Offset | Name | Type | Reset | Description | See page |
|----------|---------|------|-------------|--|-------------|
| Ethernet | MAC | | | | |
| 0x000 | MACRIS | RO | 0x0000.0000 | Ethernet MAC Raw Interrupt Status | 421 |
| 0x000 | MACIACK | W1C | 0x0000.0000 | Ethernet MAC Interrupt Acknowledge | 423 |
| 0x004 | MACIM | R/W | 0x0000.007F | Ethernet MAC Interrupt Mask | 424 |
| 800x0 | MACRCTL | R/W | 0x0000.0008 | Ethernet MAC Receive Control | 425 |
| 0x00C | MACTCTL | R/W | 0x0000.0000 | Ethernet MAC Transmit Control | 426 |
| 0x010 | MACDATA | R/W | 0x0000.0000 | Ethernet MAC Data | 427 |
| 0x014 | MACIA0 | R/W | 0x0000.0000 | Ethernet MAC Individual Address 0 | 429 |
| 0x018 | MACIA1 | R/W | 0x0000.0000 | Ethernet MAC Individual Address 1 | 430 |
| 0x01C | MACTHR | R/W | 0x0000.003F | Ethernet MAC Threshold | 431 |
| 0x020 | MACMCTL | R/W | 0x0000.0000 | Ethernet MAC Management Control | 432 |
| 0x024 | MACMDV | R/W | 0x0000.0080 | Ethernet MAC Management Divider | 433 |
| 0x02C | MACMTXD | R/W | 0x0000.0000 | Ethernet MAC Management Transmit Data | 434 |
| 0x030 | MACMRXD | R/W | 0x0000.0000 | Ethernet MAC Management Receive Data | 435 |
| 0x034 | MACNP | RO | 0x0000.0000 | Ethernet MAC Number of Packets | 436 |
| 0x038 | MACTR | R/W | 0x0000.0000 | Ethernet MAC Transmission Request | 437 |
| MII Mana | gement | | | | |
| - | MR0 | R/W | 0x3100 | Ethernet PHY Management Register 0 – Control | 438 |
| - | MR1 | RO | 0x7849 | Ethernet PHY Management Register 1 – Status | 440 |
| - | MR2 | RO | 0x000E | Ethernet PHY Management Register 2 – PHY Identifier 1 | 442 |
| - | MR3 | RO | 0x7237 | Ethernet PHY Management Register 3 – PHY Identifier 2 | 443 |
| - | MR4 | R/W | 0x01E1 | Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement | 444 |
| - | MR5 | RO | 0x0000 | Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability | 446 |

| Offset | Name | Type | Reset | Description | See page |
|--------|------|------|--------|---|-------------|
| - | MR6 | RO | 0x0000 | Ethernet PHY Management Register 6 – Auto-Negotiation Expansion | 447 |
| - | MR16 | R/W | 0x0140 | Ethernet PHY Management Register 16 – Vendor-Specific | 448 |
| - | MR17 | R/W | 0x0000 | Ethernet PHY Management Register 17 – Interrupt Control/Status | 450 |
| - | MR18 | RO | 0x0000 | Ethernet PHY Management Register 18 – Diagnostic | 452 |
| - | MR19 | R/W | 0x4000 | Ethernet PHY Management Register 19 – Transceiver Control | 453 |
| - | MR23 | R/W | 0x0010 | Ethernet PHY Management Register 23 – LED Configuration | 454 |
| - | MR24 | R/W | 0x00C0 | Ethernet PHY Management Register 24 –MDI/MDIX Control | 455 |

16.5 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 437.

Register 1: Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000

The **MACRIS** register is the interrupt status register. On a read, this register gives the current status value of the corresponding interrupt prior to masking.

Ethernet MAC Raw Interrupt Status (MACRIS)

TXEMP


2

RO

0x0

Base 0x4004.8000

Offset 0x000 Type RO, reset 0x0000.0000



Transmit FIFO Empty

FIFO is empty.

When set, indicates that the packet was transmitted and that the TX


| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 1 | TXER | RO | 0x0 | Transmit Error |
| | | | | When set, indicates that an error was encountered on the transmitter. The possible errors that can cause this interrupt bit to be set are: |
| | | | | The data length field stored in the TX FIFO exceeds 2032. The frame is not sent when this error occurs. |
| | | | | The retransmission attempts during the backoff process have exceeded the maximum limit of 16. |
| 0 | RXINT | RO | 0x0 | Packet Received |
| | | | | When set, indicates that at least one packet has been received and is stored in the receiver FIFO. |

Register 2: Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000

A write of a 1 to any bit position of this register clears the corresponding interrupt bit in the Ethernet MAC Raw Interrupt Status (MACRIS) register.

Ethernet MAC Interrupt Acknowledge (MACIACK)

Base 0x4004.8000 Offset 0x000 Type W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:7 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PHYINT | W1C | 0x0 | Clear PHY Interrupt |
| | | | | A write of a 1 clears the PHYINT interrupt read from the MACRIS register. |
| 5 | MDINT | W1C | 0x0 | Clear MII Transaction Complete |
| | | | | A write of a 1 clears the ${\tt MDINT}$ interrupt read from the \textbf{MACRIS} register. |
| 4 | RXER | W1C | 0x0 | Clear Receive Error |
| | | | | A write of a 1 clears the RXER interrupt read from the MACRIS register. |
| 3 | FOV | W1C | 0x0 | Clear FIFO Overrun |
| | | | | A write of a 1 clears the FOV interrupt read from the MACRIS register. |
| 2 | TXEMP | W1C | 0x0 | Clear Transmit FIFO Empty |
| | | | | A write of a 1 clears the TXEMP interrupt read from the MACRIS register. |
| 1 | TXER | W1C | 0x0 | Clear Transmit Error |
| | | | | A write of a 1 clears the TXER interrupt read from the MACRIS register and resets the TX FIFO write pointer. |
| 0 | RXINT | W1C | 0x0 | Clear Packet Received |
| | | | | |

A write of a 1 clears the RXINT interrupt read from the MACRIS register.


Register 3: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Writing a 0 disables the interrupt, while writing a 1 enables it.

Ethernet MAC Interrupt Mask (MACIM)

Base 0x4004.8000

Offset 0x004 Type R/W, reset 0x0000.007F




Register 4: Ethernet MAC Receive Control (MACRCTL), offset 0x008

This register enables software to configure the receive module and control the types of frames that are received from the physical medium. It is important to note that when the receive module is enabled, all valid frames with a broadcast address of FF-FF-FF-FF in the Destination Address field will be received and stored in the RX FIFO, even if the AMUL bit is not set.

Ethernet MAC Receive Control (MACRCTL)

Base 0x4004.8000 Offset 0x008

Type R/W, reset 0x0000.0008




Register 5: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register enables software to configure the transmit module, and control frames are placed onto the physical medium.

Ethernet MAC Transmit Control (MACTCTL)

Base 0x4004.8000

Offset 0x00C Type R/W, reset 0x0000.0000



disabled.

Register 6: Ethernet MAC Data (MACDATA), offset 0x010

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer.


Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is then auto-incremented to the next TX FIFO location.

There is no mechanism for randomly accessing bytes in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the MACIACK register and then the data re-written.

Read-Only Register

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type RO, reset 0x0000.0000




The RXDATA bits represent the next four bytes of data stored in the RX FIFO.

Write-Only Register

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|--------|------|-------|---|
| 31:0 | TXDATA | WO | 0x0 | Transmit FIFO Data |
| | | | | The TXDATA bits represent the next four bytes of data to place in the TX FIFO for transmission. |


Register 7: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). (The last two bytes are in **MACIA1**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 0 (MACIA0)

Base 0x4004.8000 Offset 0x014

Type R/W, reset 0x0000.0000



The MACOCT3 bits represent the third octet of the MAC address used to uniquely identify each Ethernet Controller.

15:8 MACOCT2 R/W 0x0 MAC Address Octet 2

The ${\tt MACOCT2}$ bits represent the second octet of the MAC address used to uniquely identify each Ethernet Controller.

7:0 MACOCT1 R/W 0x0 MAC Address Octet 1

The ${\tt MACOCT1}$ bits represent the first octet of the MAC address used to uniquely identify each Ethernet Controller.


Register 8: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). (The first four bytes are in MACIAO). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000

Offset 0x018
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:8 | MACOCT6 | R/W | 0x0 | MAC Address Octet 6 The MACOCT6 bits represent the sixth octet of the MAC address used to uniquely identify each Ethernet Controller. |
| 7:0 | MACOCT5 | R/W | 0x0 | MAC Address Octet 5 |

The MACOCT5 bits represent the fifth octet of the MAC address used to uniquely identify each Ethernet Controller.

Register 9: Ethernet MAC Threshold (MACTHR), offset 0x01C

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, transmission does not start until the NEWTX bit is set in the MACTR register. This effectively disables the early transmission feature.

Writing the THRESH bits to any value besides all 1s enables the early transmission feature. Once the byte count of data in the TX FIFO reaches this level, transmission of the frame begins. When THRESH is set to all 0s, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 would wait for 36 bytes of data to be written while a value of 0x02 would wait for 68 bytes to be written. In general, early transmission starts when:

```
Number of Bytes >= 4 (THRESH x 8 + 1)
```

Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins and then the number of bytes indicated by the Data Length field is sent out on the physical medium. Because under-run checking is not performed, it is possible that the tail pointer may reach and pass the write pointer in the TX FIFO. This causes indeterminate values to be written to the physical medium rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.


If a frame smaller than the threshold level needs to be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write. This initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs.

Ethernet MAC Threshold (MACTHR)

Base 0x4004.8000 Offset 0x01C

Type R/W, reset 0x0000.003F



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | THRESH | R/W | 0x3F | Threshold Value |

The THRESH bits represent the early transmit threshold. Once the amount of data in the TX FIFO exceeds this value, transmission of the packet begins.

Register 10: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 16-2 on page 419 and in "MII Management Register Descriptions" on page 437.


In order to initiate a *read* transaction from the MII Management registers, the WRITE bit must be written with a 0 during the same cycle that the START bit is written with a 1.

In order to initiate a *write* transaction to the MII Management registers, the WRITE bit must be written with a 1 during the same cycle that the START bit is written with a 1.

Ethernet MAC Management Control (MACMCTL)

Base 0x4004.8000 Offset 0x020

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:3 | REGADR | R/W | 0x0 | MII Register Address |
| | | | | The REGADR bit field represents the MII Management register address for the next MII management interface transaction. |
| 2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | WRITE | R/W | 0x0 | MII Register Transaction Type |
| | | | | The write bit represents the operation of the next MII management interface transaction. If write is set, the next operation will be a write; otherwise, it will be a read. |
| 0 | START | R/W | 0x0 | MII Register Transaction Enable |

The START bit represents the initiation of the next MII management interface transaction. When a 1 is written to this bit, the MII register located at REGADR will be read (WRITE=0) or written (WRITE=1).

Register 11: Ethernet MAC Management Divider (MACMDV), offset 0x024

This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:


$$F_{mdc} = F_{ipclk} / (2 * (MACMDVR + 1))$$

The clock divider must be written with a value that ensures that the MDC clock will not exceed a frequency of 2.5 MHz.

Ethernet MAC Management Divider (MACMDV)

Base 0x4004.8000

Offset 0x024 Type R/W, reset 0x0000.0080



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DIV | R/W | 0x80 | Clock Divider |

The $\ensuremath{\text{DIV}}$ bits are used to set the clock divider for the MDC clock used to transmit data between the MAC and PHY over the serial MII interface.


Register 12: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000

Offset 0x02C Type R/W, reset 0x0000.0000



The MDTX bits represent the data that will be written in the next MII management transaction.


Register 13: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000

Offset 0x030 Type R/W, reset 0x0000.0000



The MDRX bits represent the data that was read in the previous MII management transaction.

Register 14: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO and the RXINT bit is not set. When NPR is any other value, there is at least one frame in the RX FIFO and the RXINT bit in the **MACRIS** register is set.

Ethernet MAC Number of Packets (MACNP)


NPR

RO

0x0

Base 0x4004.8000 Offset 0x034 Type RO, reset 0x0000.0000

5:0



The NPR bits represent the number of packets stored in the RX FIFO. While the NPR field is greater than 0, the RXINT interrupt in the **MACRIS** register will be asserted.

preserved across a read-modify-write operation.


Number of Packets in Receive FIFO

Register 15: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO to the physical medium. Once the frame has been transmitted to the medium from the TX FIFO or a transmission error has been encountered, the NEWTX bit is auto-cleared by the hardware.

Ethernet MAC Transmission Request (MACTR)

Base 0x4004.8000 Offset 0x038



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | NEWTX | R/W | 0x0 | New Transmission |

When set, the NEWTX bit initiates an Ethernet transmission once the packet has been placed in the TX FIFO. This bit is cleared once the transmission has been completed. If early transmission is being used (see the **MACTHR** register), this bit does not need to be set.

16.6 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers. All addresses given are absolute. Addresses not listed are reserved. Also see "Ethernet MAC Register Descriptions" on page 420.

Register 16: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY. The default settings of these registers are designed to initialize the PHY to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000 Address 0x00 Type R/W, reset 0x3100

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|----------|----------|----------|----------|----------|----------|----------|----------|------------|--|----------|-----------|-----------|----------|----------|----------|
| | RESET | LOOPBK | SPEEDSL | ANEGEN | PWRDN | ISO | RANEG | DUPLEX | COLT | ' | | • | reserved | | | |
| Type Reset | R/W 0 | R/W 0 | R/W 1 | R/W 1 | R/W 0 | R/W 0 | R/W 0 | R/W 1 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| | | | | | | | | | | | | | | | | |
| Bit/F | ield | | Name | | Туре | | Reset | Descr | iption | | | | | | | |
| 15 | 5 | | RESET | | R/W | | 0 | Reset | Registe | ers | | | | | | |
| | | | | | | | | interna | al state i | ets the remachines by hardw | s. Once | | | | | |
| 14 | ļ | l | LOOPBK | (| R/W | | 0 | Loopb | ack Mod | de | | | | | | |
| | | | | | | | | is isola | ated fror | bles the length of the the the the the the the the the the | sical m | edium a | nd trans | mission | | |
| 13 | 3 | S | SPEEDS | L | R/W | | 1 | Speed | l Select | | | | | | | |
| | | | | | | | | 1: Ena | bles the | e 100 Mb | /s mode | e of oper | ation (10 | 00BASE | -TX). | |
| | | | | | | | | 0: Ena | bles the | e 10 Mb/s | mode | of opera | tion (10E | BASE-T) |). | |
| 12 | 2 | A | ANEGEN | 1 | R/W | | 1 | Auto-N | Negotiat | ion Enab | le | | | | | |
| | | | | | | | | When | set, ena | ables the | Auto-N | egotiatio | n proces | SS. | | |
| 11 | | | PWRDN | | R/W | | 0 | Power | Down | | | | | | | |
| | | | | | | | | When | set, pla | ces the F | PHY into | a low-p | ower co | nsuming | g state. | |
| 10 |) | | ISO | | R/W | | 0 | Isolate | • | | | | | | | |
| | | | | | | | | | | lates trar nese bus | | ıd receiv | e data pa | aths and | dignores | all |
| 9 | | | RANEG | | R/W | | 0 | Resta | rt Auto-N | Negotiatio | on | | | | | |
| | | | | | | | | | | tarts the oit is clea | | - | | s. Once | the rest | art has |
| 8 | | ı | DUPLEX | (| R/W | | 1 | Set Di | uplex Mo | ode | | | | | | |
| | | | | | | | | | re in a r | e Full-Du manual c | | | | | | |
| | | | | | | | | 0: Ena | bles the | e Half-Du | plex mo | ode of op | eration. | | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | COLT | R/W | 0 | Collision Test |
| | | | | When set, enables the Collision Test mode of operation. The ${\tt COLT}$ bit asserts after the initiation of a transmission and de-asserts once the transmission is halted. |
| 6:0 | reserved | R/W | 0x00 | Write as 0, ignore on read. |

Register 17: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY and perform its initialization and operation appropriately.

2

Ethernet PHY Management Register 1 – Status (MR1)

13

12

10

Base 0x4004.8000 Address 0x01 Type RO, reset 0x7849

15

| 1 | 10 | | 15 | 12 | | 10 | | | | | | | ~~ | | | <u> </u> | | |
|---------------|----------|-------------|----------|---------|---------|---------|----------|----------------------|---|------------|-------------|------------|---------------|----------|-----------|----------|--|--|
| | reserved | 100X_F | 100X_H | 10T_F | 10T_H | | | erved | | MFPS | ANEGC | RFAULT | ANEGA | LINK | JAB | EXTD | | |
| Type Reset | RO 0 | RO 1 | RO 1 | RO 1 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RC 0 | RO 1 | RO 0 | RC 0 | RO 1 | | |
| | | | | | | | | | | | | | | | | | | |
| Bit/F | ield | | Name | | Туре | | Reset | Desci | Description | | | | | | | | | |
| 1! | 5 | r | reserved | | RO | | 0 | comp | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | |
| 14 | 4 | 100X_F RO 1 | | 1 | 100B | ASE-TX | Full-Dup | olex Mod | le | | | | | | | | | |
| | | | | | | | | | n set, indi Duplex m | | at the PH | HY is cap | able of s | upportir | ng 100B/ | ASE-TX | | |
| 13 | 3 | 100X_H RO 1 | | | 1 | 100B | ASE-TX | Half-Du _l | plex Mo | de | | | | | | | | |
| | | | | | | | | | n set, indi Duplex m | | at the Ph | HY is cap | able of s | upportir | ng 100B/ | ASE-TX | | |
| 12 | 2 | | 10T_F | | RO | | 1 | 10BA | SE-T Fu | II-Duple: | x Mode | | | | | | | |
| | | | | | | | | Wher mode | set, ind | icates th | at the P | HY is ca | pable of | 10BASI | E-T Full- | -Duplex | | |
| 11 | 1 | | 10T_H | | RO | | 1 | 10BA | SE-T Ha | ılf-Duple | x Mode | | | | | | | |
| | | | | | | | | | n set, ind Duplex m | | at the P | HY is ca | pable of | support | ting 10B | ASE-T | | |
| 10 | :7 | r | reserved | | RO | | 0 | comp | rare shou atibility w rved acr | vith futur | e produ | cts, the v | alue of | a reserv | | | | |
| 6 | | | MFPS | | RO | | 1 | Mana | gement | Frames | with Pre | amble S | Suppress | ed | | | | |
| | | | | | | | | | set, ind ing man | | | - | | | • | of | | |
| 5 | | | ANEGC | | RO | | 0 | Auto- | Negotiat | ion Com | plete | | | | | | | |
| | | | | | | | | comp | n set, ind leted and Negotiat | d that the | e extend | led regis | | | | :n | | |
| 4 | | ı | RFAULT | | RC | | 0 | Remo | ote Fault | | | | | | | | | |
| | | | | | | | | | set, ind oit remair | | | | | | | | | |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 3 | ANEGA | RO | 1 | Auto-Negotiation When set, indicates that the PHY has the ability to perform Auto-Negotiation. |
| 2 | LINK | RO | 0 | Link Made When set, indicates that a valid link has been established by the PHY. |
| 1 | JAB | RC | 0 | Jabber Condition When set, indicates that a jabber condition has been detected by the PHY. This bit remains set until it is read, even if the jabber condition no longer exists. |
| 0 | EXTD | RO | 1 | Extended Capabilities When set, indicates that the PHY provides an extended set of capabilities that can be accessed through the extended register set. |

Register 18: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)

Base 0x4004.8000 Address 0x02 Type RO, reset 0x000E




This field, along with the ${\tt OUI[5:0]}$ field in MR3, makes up the Organizationally Unique Identifier indicating the PHY manufacturer.

Register 19: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03

This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3)

Base 0x4004.8000 Address 0x03 Type RO, reset 0x7237



Register 20: Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the PHY used during Auto-Negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to Auto-Negotiate to an alternate common technology. Writing to this register has no effect until Auto-Negotiation is re-initiated.

Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4)

Base 0x4004.8000 Address 0x04 Type R/W, reset 0x01E1

15

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|---------|----------|----------|---------|---------|---------|---|-------------------|---------------------|------------------------|-----------------------|------------|-----------|---------------------------------------|----------|----------|
| | NP | reserved | RF | | reser | ved | 1 | A3 | A2 | A1 | A0 | | | S[4:0] | | |
| Type Reset | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 |
| | | | | | | | | | | | | | | | | |
| Bit/F | ield | | Name | | Type | | Reset | Descr | ription | | | | | | | |
| 15 | 5 | | NP | | RO | | 0 | Next I | Page | | | | | | | |
| | | | | | | | | | | | | | | kt Page e 's capabi | - | es to |
| 14 | | | | RO | | 0 | Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation. | | | | | | | | | |
| 13 | 3 | | RF | | R/W | | 0 | Remote Fault | | | | | | | | |
| | | | | | | | | | set, ind een enc | | | partner | that a R | temote F | ault con | dition |
| 12: | 9 | 1 | reserved | | RO | | 0 | comp | | vith futur | e produ | cts, the v | alue of | erved bit. a reserve n. | | |
| 8 | | | А3 | | R/W | | 1 | Techn | ology A | bility Fie | ld[3] | | | | | |
| | | | | | | | | signal this bi | ing proto | ocol. If so written | oftware w to 0 and | ants to e | ensure th | 100Base nat this m on re-initia | ode is n | ot used, |
| 7 | | | A2 | | R/W | | 1 | Techn | ology A | bility Fie | ld[2] | | | | | |
| | | | | | | | | signal | ing proto | ocol. If so | oftware w | ants to e | ensure th | 100Base nat this m on re-initia | ode is n | |
| 6 | | | A1 | | R/W | | 1 | Techn | ology A | bility Fie | ld[1] | | | | | |
| | | | | | | | | signal | ing proto | ocol. If so | oftware w | ants to e | ensure th | 10Base nat this m on re-initia | ode is n | |
| 5 | | | A0 | | R/W | | 1 | Techn | ology A | bility Fie | ld[0] | | | | | |
| | | | | | | | | signal | ing proto | ocol. If so | ftware w | ants to e | ensure th | 10Base nat this m on re-initia | ode is n | • |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|----------------|
| 4:0 | S[4:0] | RO | 0x01 | Selector Field |


The ${\tt S[4:0]}$ field encodes 32 possible messages for communicating between PHYs. This field is hard-coded to 0x01, indicating that the Stellaris PHY is *IEEE 802.3* compliant.

Register 21: Ethernet PHY Management Register 5 - Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's PHY that are received and stored during Auto-Negotiation.

Ethernet PHY Management Register 5 - Auto-Negotiation Link Partner Base Page Ability (MR5)

Base 0x4004.8000 Address 0x05 Type RO, reset 0x0000



between PHYs.


| Value | Description |
|-----------|--------------------------|
| 0x00 | Reserved |
| 0x01 | IEEE Std 802.3 |
| 0x02 | IEEE Std 802.9 ISLAN-16T |
| 0x03 | IEEE Std 802.5 |
| 0x04 | IEEE Std 1394 |
| 0x05-0x1F | Reserved |

Register 22: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the Auto-Negotiation and Next Page capabilities of the PHY and the link partner after Auto-Negotiation.

Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06 Type RO, reset 0x0000



Register 23: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register enables software to configure the operation of vendor-specific modes of the PHY.

Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

12

10

13

Base 0x4004.8000 Address 0x10 Type R/W, reset 0x0140

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|----------|----------|----------|----------|----------|----------|---------|--------------------|---------------------|---|----------------------|-------------------------------------|----------|-----------|-----------|----------|
| | RPTR | INPOL | reserved | TXHIM | SQEI | NL10 | | rese | rved | | APOL | RVSPOL | rese | erved | PCSBP | RXCC |
| Type Reset | R/W 0 | R/W 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | RO 1 | RO 0 | RO 1 | R/W 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | R/W 0 |
| 110001 | Ü | ŭ | Ü | ŭ | ŭ | ŭ | ŭ | | ŭ | • | ŭ | Ü | Ü | ŭ | ŭ | · |
| Bit/F | ield | | Name | | Туре | F | Reset | Descri | iption | | | | | | | |
| 15 | 5 | | RPTR | | R/W | | 0 | Repea | ater Mo | de | | | | | | |
| | | | | | | | | full-du to rece | plex is eive act | nables the not allower tivity. If the is disable | ed and t e PHY is | the Carrie | er Sens | e signal | only res | ponds |
| 14 | 4 | | INPOL | | R/W | | 0 | Interru | ıpt Pola | arity | | | | | | |
| | | | | | | | | 1: Set | s the po | olarity of t | he PHY | ' interrupt | to be a | active Hi | gh. | |
| | | | | | | | | 0: Set | s the po | olarity of t | he PHY | ' interrupt | to acti | ve Low. | | |
| | | | | | | | | Impo | ortant | Low int | errupts | ledia Acc from the) to ensur | PHY, th | nis bit m | ust alway | |
| 13 | 3 | | reserved | | RO | | 0 | compa | atibility | ould not re with future cross a rea | e produ | cts, the v | alue of | a reserv | | |
| 12 | 2 | | TXHIM | | R/W | | 0 | Transı | mit Higl | h Impeda | nce Mo | de | | | | |
| | | | | | | | | the TX | OP and | ables the I TXON tra d RXIN p | nsmitter | pins are | put into | a high i | | |
| 11 | 1 | | SQEI | | R/W | | 0 | SQE I | nhibit T | esting | | | | | | |
| | | | | | | | | When | set, pr | ohibits 10 | Base-T | SQE tes | ting. | | | |
| | | | | | | | | | | SQE testi completio | • . | | | - | | n pulse |
| 10 |) | | NL10 | | R/W | | 0 | Natura | al Loop | back Mod | le | | | | | |
| | | | | | | | | the tra | ınsmiss | ables the sion data path whe | receive | d by the F | PHY to | be loope | | |
| 9: | 6 | | reserved | | RO | • | 0x05 | compa | atibility | ould not re with futur cross a rea | e produ | cts, the v | alue of | a reserv | | |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 5 | APOL | R/W | 0 | Auto-Polarity Disable |
| | | | | When set, disables the PHY's auto-polarity function. |
| | | | | If this bit is 0, the PHY automatically inverts the received signal due to a wrong polarity connection during Auto-Negotiation if the PHY is in 10Base-T mode. |
| 4 | RVSPOL | R/W | 0 | Receive Data Polarity |
| | | | | This bit indicates whether the receive data pulses are being inverted. |
| | | | | If the APOL bit is 0, then the RVSPOL bit is read-only and indicates whether the auto-polarity circuitry is reversing the polarity. In this case, a 1 in the RVSPOL bit indicates that the receive data is inverted while a 0 indicates that the receive data is not inverted. |
| | | | | If the APOL bit is 1, then the RVSPOL bit is writable and software can force the receive data to be inverted. Setting RVSPOL to 1 forces the receive data to be inverted while a 0 does not invert the receive data. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PCSBP | R/W | 0 | PCS Bypass |
| | | | | When set, enables the bypass of the PCS and scrambling/descrambling functions in 100Base-TX mode. This mode is only valid when Auto-Negotiation is disabled and 100Base-T mode is enabled. |
| 0 | RXCC | R/W | 0 | Receive Clock Control |
| | | | | When set, enables the Receive Clock Control power saving mode if the PHY is configured in 100Base-TX mode. This mode shuts down the receive clock when no data is being received from the physical medium to save power. This mode should not be used when PCSBP is enabled and is automatically disabled when the LOOPBK bit in the MR0 register is set. |

Register 24: Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address 0x11

This register provides the means for controlling and observing the events, which trigger a PHY interrupt in the **MACRIS** register. This register can also be used in a polling mode via the MII Serial Interface as a means to observe key events within the PHY via one register address. Bits 0 through 7 are status bits, which are each set to logic 1 based on an event. These bits are cleared after the register is read. Bits 8 through 15 of this register, when set to logic 1, enable their corresponding bit in the lower byte to signal a PHY interrupt in the **MACRIS** register.

Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17)

Base 0x4004.8000 Address 0x11 Type R/W, reset 0x0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------------|------|-------|---|
| 7 | JABBER_INT | RC | 0 | Jabber Event Interrupt |
| | | | | When set, indicates that a Jabber event has been detected by the 10Base-T circuitry. |
| 6 | RXER_INT | RC | 0 | Receive Error Interrupt |
| | | | | When set, indicates that a receive error has been detected by the PHY. |
| 5 | PRX_INT | RC | 0 | Page Receive Interrupt |
| | | | | When set, indicates that a new page has been received from the link partner during Auto-Negotiation. |
| 4 | PDF_INT | RC | 0 | Parallel Detection Fault Interrupt |
| | | | | When set, indicates that a Parallel Detection Fault has been detected by the PHY during the Auto-Negotiation process. |
| 3 | LPACK_INT | RC | 0 | LP Acknowledge Interrupt |
| | | | | When set, indicates that an FLP burst has been received with the Acknowledge bit set during Auto-Negotiation. |
| 2 | LSCHG_INT | RC | 0 | Link Status Change Interrupt |
| | | | | When set, indicates that the link status has changed from OK to FAIL. |
| 1 | RFAULT_INT | RC | 0 | Remote Fault Interrupt |
| | | | | When set, indicates that a Remote Fault condition has been signaled by the link partner. |
| 0 | ANEGCOMP_INT | RC | 0 | Auto-Negotiation Complete Interrupt |
| | | | | When set, indicates that the Auto-Negotiation sequence has completed successfully. |

Register 25: Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12

This register enables software to diagnose the results of the previous Auto-Negotiation.

Ethernet PHY Management Register 18 – Diagnostic (MR18)

Base 0x4004.8000 Address 0x12 Type RO, reset 0x0000




Register 26: Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13

This register enables software to set the gain of the transmit output to compensate for transformer loss.

Ethernet PHY Management Register 19 - Transceiver Control (MR19)

Base 0x4004.8000 Address 0x13 Type R/W, reset 0x4000




Register 27: Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17

This register enables software to select the source that will cause the LEDs to toggle.

Ethernet PHY Management Register 23 – LED Configuration (MR23)

Base 0x4004.8000 Address 0x17 Type R/W, reset 0x0010




Link OK (Default LED0) 0x0 0x1 RX or TX Activity TX Activity 0x2 **RX** Activity 0x3 Collision 0x4 0x5 100BASE-TX mode 10BASE-T mode 0x6 0x7 Full-Duplex 0x8 Link OK & Blink=RX or TX Activity

Register 28: Ethernet PHY Management Register 24 – MDI/MDIX Control (MR24), address 0x18

This register enables software to control the behavior of the MDI/MDIX mux and its switching capabilities.

Ethernet PHY Management Register 24 -MDI/MDIX Control (MR24)

Base 0x4004.8000 Address 0x18 Type R/W, reset 0x00C0



17 Analog Comparator

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S8971 controller provides one analog comparator that can be configured to drive an output or generate an interrupt or ADC event.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.


A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

17.1 Block Diagram

Figure 17-1. Analog Comparator Module Block Diagram



17.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 17-2 on page 457, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

-ve input — output +ve input (alternate) — TrigGen — TrigGen — ACCTL — ACSTAT — ACST

Figure 17-2. Structure of Comparator Unit

A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

ACCNTL0 Comparator 0 **ASRCP** VIN- VIN+ Output Interrupt **ADC Trigger** 00 C0-C0+ C₀o yes yes 01 C0-C0+ C₀o yes 10 C0-Vref C₀o ves ves 11 C0reserved C₀o ves ves

Table 17-1. Comparator 0 Operating Modes

17.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 17-3 on page 458. This is controlled by a single configuration register (**ACREFCTL**). Table 17-2 on page 458 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 17-3. Comparator Internal Reference Structure




Table 17-2. Internal Reference Voltage and ACREFCTL Field Values

| ACREFCTL Register | | Output Reference Voltage Based on VREF Field Value | | | |
|-------------------|---------------|---|--|--|--|
| EN Bit Value | RNG Bit Value | | | | |
| EN=0 | RNG=X | 0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference. | | | |
| EN=1 | RNG=0 | Total resistance in ladder is 32 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$ $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$ $V_{REF} = 0.825 + 0.103 VREF$ | | | |
| | | The range of internal reference in this mode is 0.825-2.37 V. | | | |
| | RNG=1 | Total resistance in ladder is 24 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$ $V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$ $V_{REF} = 0.1375 \times V_{REF}$ The range of internal reference for this mode is 0.0.2.0635 V. | | | |
| | | The range of internal reference for this mode is 0.0-2.0625 V. | | | |

17.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with C0 as a GPIO input.

- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **4.** Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- Read the comparator output value by reading the ACSTAT0 register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

17.4 Register Map

Table 17-3 on page 459 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Table 17-3. Analog Comparators Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------|-------|-------------|---|-------------|
| 0x00 | ACMIS | R/W1C | 0x0000.0000 | Analog Comparator Masked Interrupt Status | 460 |
| 0x04 | ACRIS | RO | 0x0000.0000 | Analog Comparator Raw Interrupt Status | 461 |
| 0x08 | ACINTEN | R/W | 0x0000.0000 | Analog Comparator Interrupt Enable | 462 |
| 0x10 | ACREFCTL | R/W | 0x0000.0000 | Analog Comparator Reference Voltage Control | 463 |
| 0x20 | ACSTAT0 | RO | 0x0000.0000 | Analog Comparator Status 0 | 464 |
| 0x24 | ACCTL0 | R/W | 0x0000.0000 | Analog Comparator Control 0 | 465 |

17.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IN0 | R/W1C | 0 | Comparator 0 Masked Interrupt Status |

Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.


Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IN0 | RO | 0 | Comparator 0 Interrupt Status |

When set, indicates that an interrupt has been generated by comparator 0.


Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000

Offset 0x08
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | INO | DΛΛ | 0 | Comparator () Interrupt Enable |

When set, enables the controller interrupt from the comparator 0 output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

23

reserved

22

20

an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 17-2 on page 458 for some output reference voltage examples.

19

18

16

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

28

27

26

25


24

Base 0x4003.C000

Offset 0x10
Type R/W, reset 0x0000.0000

30

29




Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20

This register specifies the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000

Offset 0x20 Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | OVAL | RO | 0 | Comparator Output Value The OVAL bit specifies the current output value of the comparator. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 6: Analog Comparator Control 0 (ACCTL0), offset 0x24

This register configures the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24

Type R/W, reset 0x0000.0000



The TSLVAL bit specifies the sense value of the input that generates an ADC event if in Level Sense mode. If 0, an ADC event is generated if the comparator output is Low. Otherwise, an ADC event is generated if the comparator output is High.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 6:5 | TSEN | R/W | 0x0 | Trigger Sense |
| | | | | The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows: |
| | | | | Value Function |
| | | | | 0x0 Level sense, see TSLVAL |
| | | | | 0x1 Falling edge |
| | | | | 0x2 Rising edge |
| | | | | 0x3 Either edge |
| 4 | ISLVAL | R/W | 0 | Interrupt Sense Level Value |
| | | | | The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High. |
| 3:2 | ISEN | R/W | 0x0 | Interrupt Sense |
| | | | | The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows: |
| | | | | Value Function |
| | | | | 0x0 Level sense, see ISLVAL |
| | | | | 0x1 Falling edge |
| | | | | 0x2 Rising edge |
| | | | | 0x3 Either edge |
| 1 | CINV | R/W | 0 | Comparator Output Invert |
| | | | | The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

18 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. The three generator blocks can also generate the full six channels of gate controls required by a 3-phase inverter bridge.

18.1 Block Diagram

Figure 18-1 on page 467 provides a block diagram of a Stellaris[®] PWM module. The LM3S8971 controller contains three generator blocks (PWM0, PWM1, and PWM2) and generates six independent PWM signals or three paired PWM signals with dead-band delays inserted.




Figure 18-1. PWM Module Block Diagram

18.2 Functional Description

18.2.1 **PWM Timer**

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the

load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

18.2.2 PWM Comparators

There are two comparators in each PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 18-2 on page 468 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 18-3 on page 469 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.




Figure 18-2. PWM Count-Down Mode




Figure 18-3. PWM Count-Up/Down Mode

18.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 18-4 on page 469 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.




Figure 18-4. PWM Generation Example In Count-Up/Down Mode

In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A


changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

18.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 18-5 on page 470 shows the effect of the dead-band generator on an input PWM signal.

Figure 18-5. PWM Dead-Band Generator



18.2.5 Interrupt/ADC-Trigger Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the PWM signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

18.2.6 Synchronization Methods

There is a global reset capability that can synchronously reset any or all of the counters in the PWM generators. If multiple PWM generators are configured with the same counter load value, this can be used to guarantee that they also have the same count value (this does imply that the PWM generators must be configured before they are synchronized). With this, more than two PWM signals can be produced with a known relationship between the edges of those signals since the counters always have the same values.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items in multiple PWM generators to be updated

simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, though this is not required in order for this mechanism to function properly.

18.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

18.2.8 Output Control Block

With each PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

18.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register.
- 4. Configure the Run-Mode Clock Configuration (RCC) register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the PWM0CTL register with a value of 0x0000.0000.
 - Write the PWM0GENA register with a value of 0x0000.008C.

- Write the **PWM0GENB** register with a value of 0x0000.080C.
- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the PWM0LOAD register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the PWM0CMPA register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the PWM0CMPB register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
 - Write the PWM0CTL register with a value of 0x0000.0001.
- 10. Enable PWM outputs.
 - Write the PWMENABLE register with a value of 0x0000.0003.

18.4 Register Map

Table 18-1 on page 472 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Table 18-1. PWM Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------|-------|-------------|-----------------------------------|-------------|
| 0x000 | PWMCTL | R/W | 0x0000.0000 | PWM Master Control | 475 |
| 0x004 | PWMSYNC | R/W | 0x0000.0000 | PWM Time Base Sync | 476 |
| 0x008 | PWMENABLE | R/W | 0x0000.0000 | PWM Output Enable | 477 |
| 0x00C | PWMINVERT | R/W | 0x0000.0000 | PWM Output Inversion | 478 |
| 0x010 | PWMFAULT | R/W | 0x0000.0000 | PWM Output Fault | 479 |
| 0x014 | PWMINTEN | R/W | 0x0000.0000 | PWM Interrupt Enable | 480 |
| 0x018 | PWMRIS | RO | 0x0000.0000 | PWM Raw Interrupt Status | 481 |
| 0x01C | PWMISC | R/W1C | 0x0000.0000 | PWM Interrupt Status and Clear | 482 |
| 0x020 | PWMSTATUS | RO | 0x0000.0000 | PWM Status | 483 |
| 0x040 | PWM0CTL | R/W | 0x0000.0000 | PWM0 Control | 484 |
| 0x044 | PWM0INTEN | R/W | 0x0000.0000 | PWM0 Interrupt and Trigger Enable | 486 |
| 0x048 | PWM0RIS | RO | 0x0000.0000 | PWM0 Raw Interrupt Status | 488 |
| 0x04C | PWM0ISC | R/W1C | 0x0000.0000 | PWM0 Interrupt Status and Clear | 489 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|-------|-------------|-----------------------------------|-------------|
| 0x050 | PWM0LOAD | R/W | 0x0000.0000 | PWM0 Load | 490 |
| 0x054 | PWM0COUNT | RO | 0x0000.0000 | PWM0 Counter | 491 |
| 0x058 | PWM0CMPA | R/W | 0x0000.0000 | PWM0 Compare A | 492 |
| 0x05C | PWM0CMPB | R/W | 0x0000.0000 | PWM0 Compare B | 493 |
| 0x060 | PWM0GENA | R/W | 0x0000.0000 | PWM0 Generator A Control | 494 |
| 0x064 | PWM0GENB | R/W | 0x0000.0000 | PWM0 Generator B Control | 497 |
| 0x068 | PWM0DBCTL | R/W | 0x0000.0000 | PWM0 Dead-Band Control | 500 |
| 0x06C | PWM0DBRISE | R/W | 0x0000.0000 | PWM0 Dead-Band Rising-Edge Delay | 501 |
| 0x070 | PWM0DBFALL | R/W | 0x0000.0000 | PWM0 Dead-Band Falling-Edge-Delay | 502 |
| 0x080 | PWM1CTL | R/W | 0x0000.0000 | PWM1 Control | 484 |
| 0x084 | PWM1INTEN | R/W | 0x0000.0000 | PWM1 Interrupt and Trigger Enable | 486 |
| 0x088 | PWM1RIS | RO | 0x0000.0000 | PWM1 Raw Interrupt Status | 488 |
| 0x08C | PWM1ISC | R/W1C | 0x0000.0000 | PWM1 Interrupt Status and Clear | 489 |
| 0x090 | PWM1LOAD | R/W | 0x0000.0000 | PWM1 Load | 490 |
| 0x094 | PWM1COUNT | RO | 0x0000.0000 | PWM1 Counter | 491 |
| 0x098 | PWM1CMPA | R/W | 0x0000.0000 | PWM1 Compare A | 492 |
| 0x09C | PWM1CMPB | R/W | 0x0000.0000 | PWM1 Compare B | 493 |
| 0x0A0 | PWM1GENA | R/W | 0x0000.0000 | PWM1 Generator A Control | 494 |
| 0x0A4 | PWM1GENB | R/W | 0x0000.0000 | PWM1 Generator B Control | 497 |
| 0x0A8 | PWM1DBCTL | R/W | 0x0000.0000 | PWM1 Dead-Band Control | 500 |
| 0x0AC | PWM1DBRISE | R/W | 0x0000.0000 | PWM1 Dead-Band Rising-Edge Delay | 501 |
| 0x0B0 | PWM1DBFALL | R/W | 0x0000.0000 | PWM1 Dead-Band Falling-Edge-Delay | 502 |
| 0x0C0 | PWM2CTL | R/W | 0x0000.0000 | PWM2 Control | 484 |
| 0x0C4 | PWM2INTEN | R/W | 0x0000.0000 | PWM2 Interrupt and Trigger Enable | 486 |
| 0x0C8 | PWM2RIS | RO | 0x0000.0000 | PWM2 Raw Interrupt Status | 488 |
| 0x0CC | PWM2ISC | R/W1C | 0x0000.0000 | PWM2 Interrupt Status and Clear | 489 |
| 0x0D0 | PWM2LOAD | R/W | 0x0000.0000 | PWM2 Load | 490 |
| 0x0D4 | PWM2COUNT | RO | 0x0000.0000 | PWM2 Counter | 491 |
| 0x0D8 | PWM2CMPA | R/W | 0x0000.0000 | PWM2 Compare A | 492 |
| 0x0DC | PWM2CMPB | R/W | 0x0000.0000 | PWM2 Compare B | 493 |
| 0x0E0 | PWM2GENA | R/W | 0x0000.0000 | PWM2 Generator A Control | 494 |
| 0x0E4 | PWM2GENB | R/W | 0x0000.0000 | PWM2 Generator B Control | 497 |
| 0x0E8 | PWM2DBCTL | R/W | 0x0000.0000 | PWM2 Dead-Band Control | 500 |

| Offset | Name | Type | Reset | Description | See page |
|--------|------------|------|-------------|-----------------------------------|-------------|
| 0x0EC | PWM2DBRISE | R/W | 0x0000.0000 | PWM2 Dead-Band Rising-Edge Delay | 501 |
| 0x0F0 | PWM2DBFALL | R/W | 0x0000.0000 | PWM2 Dead-Band Falling-Edge-Delay | 502 |

18.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.


Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

PWM Master Control (PWMCTL)

Base 0x4002.8000 Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-------------|------|-------|---|
| 31:3 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | GlobalSync2 | R/W | 0 | Update PWM Generator 2 |
| | | | | Same as GlobalSync0 but for PWM generator 2. |
| 1 | GlobalSync1 | R/W | 0 | Update PWM Generator 1 |
| | | | | Same as GlobalSync0 but for PWM generator 1. |
| 0 | GlobalSvnc0 | R/W | 0 | Update PWM Generator 0 |

Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.


Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000

Offset 0x004 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:3 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | Sync2 | R/W | 0 | Reset Generator 2 Counter Performs a reset of the PWM generator 2 counter. |
| 1 | Sync1 | R/W | 0 | Reset Generator 1 Counter Performs a reset of the PWM generator 1 counter. |
| 0 | Sync0 | R/W | 0 | Reset Generator 0 Counter |

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|----------|---------|---------|---------|---------|------------------|-------------|-----------|-------------------------------------|------------|-----------|----------|-----------|----------|
| | | | | | | | | rese | rved | | | | , | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ſ | | 1 | 1 1 | | reser | ved | 1 | | | | PWM5En | PWM4En | PWM3En | PWM2En | PWM1En | PWM0En |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| | | | | | | | | | | | | | | | | |
| Bit/Fi | eld | | Name | | Туре | | Reset | Descr | iption | | | | | | | |
| 31: | 6 | | reserved | | RO | | 0x00 | compa | atibility w | ith futur | ely on the re product ad-modi | cts, the v | value of | a reserv | | |
| 5 | | ı | PWM5En | | R/W | | 0 | PWM! | 5 Output | Enable | | | | | | |
| | | | | | | | | When pin. | set, allo | ws the g | enerated | PWM5 | signal to | be pass | ed to the | e device |
| 4 | | ı | PWM4En | | R/W | | 0 | PWM4 | 4 Output | Enable | | | | | | |
| | | | | | | | | When pin. | set, allo | ws the g | enerated | PWM4 | signal to | be pass | ed to the | e device |
| 3 | | ı | PWM3En | | R/W | | 0 | PWM | 3 Output | Enable | | | | | | |
| | | | | | | | | When pin. | set, allo | ws the g | enerated | PWM3 | signal to | be pass | ed to the | e device |
| 2 | | I | PWM2En | | R/W | | 0 | PWM2 | 2 Output | Enable | | | | | | |
| | | | | | | | | When pin. | set, allo | ws the g | enerated | PWM2 | signal to | be pass | ed to the | e device |
| 1 | | ı | PWM1En | | R/W | | 0 | PWM ² | 1 Output | Enable | | | | | | |
| | | | | | | | | When pin. | set, allo | ws the g | enerated | PWM1 | signal to | be pass | ed to the | e device |
| 0 | | 1 | PWM0En | | R/W | | 0 | PWM | Output | Enable | | | | | | |
| | | | | | | | | When pin. | set, allo | ws the g | enerated | PWM0 | signal to | be pass | ed to the | e device |


Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000

Offset 0x00C Type R/W, reset 0x0000.0000



Register 5: PWM Output Fault (PWMFAULT), offset 0x010


This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault input and debug events are considered fault conditions. On a fault condition, each PWM signal can either be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control happens before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PWM Output Fault (PWMFAULT)

Base 0x4002.8000

Offset 0x010 Type R/W, reset 0x0000.0000




Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000

Offset 0x014 Type R/W, reset 0x0000.0000




Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 482). The PWM generator interrupts simply reflect the status of the PWM generators; they are cleared via the interrupt status register in the PWM generator blocks. Bits set to 1 indicate the events that are active; a zero bit indicates that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000 Offset 0x018



Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the individual PWM generator blocks. A bit set to 1 indicates that the corresponding generator block is asserting an interrupt. The individual interrupt status registers in each block must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000


| Type R/W | /1C, res | set 0x000 | 0.0000 | | | | | | | | | | | | | |
|----------|----------|-----------|----------|----|----------|----|----------|----------|----------|------------|----------|-------------------------------------|-----------|-----------|----------|----------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | ı | • | • | 1 | | 1 1 | reserved | | 1 | 1 | ı | | r | 1 | IntFault |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W1C |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | • | • | ' | <u>'</u> | | reserved | <u>'</u> | | <u>'</u> | <u>'</u> | <u>'</u> | , , | IntPWM2 | | IntPWM0 |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit/Fi | ield | | Name | | Туре | | Reset | Descri | ption | | | | | | | |
| 31: | 17 | | reserved | I | RO | | 0x00 | compa | tibility | with futu | re prodi | ne value ucts, the lify-write | value of | a reserv | • | |
| 16 | 6 | | IntFault | | R/W1C | | 0 | Fault Ir | nterrup | t Asserte | ed | | | | | |
| | | | | | | | | Indicat | es if th | e fault in | put is a | sserting | an interr | upt. | | |
| 15: | 3 | | reserved | I | RO | | 0x00 | compa | tibility | with futu | re prodi | ne value ucts, the dify-write | value of | a reserv | • | |
| 2 | | | IntPWM2 | 2 | RO | | 0 | PWM2 | Interru | upt Statu | s | | | | | |
| | | | | | | | | Indicat | es if th | e PWM | generat | or 2 bloc | k is asse | erting an | interrup | t. |
| 1 | | | IntPWM | 1 | RO | | 0 | PWM1 | Interru | upt Statu | s | | | | | |
| | | | | | | | | Indicat | es if th | e PWM | generat | or 1 bloc | k is asse | erting an | interrup | t. |
| 0 | | | IntPWM |) | RO | | 0 | PWM0 | Interru | upt Statu | s | | | | | |
| | | | | | | | | Indicat | es if th | e PWM | generat | or 0 bloc | k is asse | erting an | interrup | t. |

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the Fault input signal.

PWM Status (PWMSTATUS)

Base 0x4002.8000 Offset 0x020 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | Fault | RO | 0 | Fault Interrupt Status |

When set to 1, indicates the fault input is asserted.

Register 10: PWM0 Control (PWM0CTL), offset 0x040

Register 11: PWM1 Control (PWM1CTL), offset 0x080

Register 12: PWM2 Control (PWM2CTL), offset 0x0C0

These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, and the PWM2 block produces the PWM4 and PWM5 outputs.

PWM0 Control (PWM0CTL)

Base 0x4002.8000 Offset 0x040

Type R/W, reset 0x0000.0000

| Type R/W, reset 0x0000.0000 31 | | | | | | | | | | | | | | | | |
|---------------------------------|--------------------------|---------|---------|---------|---------|---------|---------|---------|---|---------|---------|---------|---------|---------|---------|---------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | 1 | • | | 1 | | ' | rese | rved | | ' | | , | ١ | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | reser | ved | | | | | CmpBUpd | CmpAUpd | LoadUpd | Debug | Mode | Enable |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit/F | Bit/Field Name Type Rese | | | | | | | | iption | | | | | | | |
| 31: | 31:6 reserved RO 0x00 | | | | | | | | Software should not rely on the value of a reserved bit. To provide | | | | | | | ride |

| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | CmpBUpd | R/W | 0 | Comparator B Update Mode |
| | | | | Same as CmpAUpd but for the comparator B register. |
| 4 | CmpAUpd | R/W | 0 | Comparator A Update Mode |
| | | | | The Update mode for the comparator A register. If 0, updates to the register are reflected to the comparator the next time the counter is 0. If 1, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register (see page 475). |
| 3 | LoadUpd | R/W | 0 | Load Register Update Mode |
| | | | | The Update mode for the load register. If 0, updates to the register are reflected to the counter the next time the counter is 0. If 1, updates to |

The Update mode for the load register. If 0, updates to the register are reflected to the counter the next time the counter is 0. If 1, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register.

2 Debug R/W 0 Debug Mode

The behavior of the counter in Debug mode. If 0, the counter stops running when it next reaches 0, and continues running again when no longer in Debug mode. If 1, the counter always runs.

| Bit/Field | Name | Type | Reset | Description |
|-----------|--------|------|-------|--|
| 1 | Mode | R/W | 0 | Counter Mode |
| | | | | The mode for the counter. If 0, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). If 1, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode). |
| 0 | Enable | R/W | 0 | PWM Block Enable |
| | | | | Master enable for the PWM generation block. If 0, the entire block is disabled and not clocked. If 1, the block is enabled and produces PWM signals. |

Register 13: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 Register 14: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 Register 15: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4

These registers control the interrupt and ADC trigger generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt or an ADC trigger are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interruptor an ADC trigger, though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|------|------|---------|---------|---------|---------|-----------|-----------|-----------|-------|----------|----------|----------|----------|------------|------------|
| | | | | | | | _ | rese | rved • | | | | | ! | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | _ | | _ | | | | | |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | rese | rved | TrCmpBD | TrCmpBU | TrCmpAD | TrCmpAU | TrCntLoad | TrCntZero | rese | erved | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| Туре | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W |
| Donot | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:14 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | TrCmpBD | R/W | 0 | Trigger for Counter=Comparator B Down |
| | | | | When 1, a trigger pulse is output when the counter matches the comparator B value and the counter is counting down. |
| 12 | TrCmpBU | R/W | 0 | Trigger for Counter=Comparator B Up |
| | | | | When 1, a trigger pulse is output when the counter matches the comparator B value and the counter is counting up. |
| 11 | TrCmpAD | R/W | 0 | Trigger for Counter=Comparator A Down |
| | | | | When 1, a trigger pulse is output when the counter matches the comparator A value and the counter is counting down. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|---|
| 10 | TrCmpAU | R/W | 0 | Trigger for Counter=Comparator A Up |
| | | | | When 1, a trigger pulse is output when the counter matches the comparator A value and the counter is counting up. |
| 9 | TrCntLoad | R/W | 0 | Trigger for Counter=Load |
| | | | | When 1, a trigger pulse is output when the counter matches the PWMnLOAD register. |
| 8 | TrCntZero | R/W | 0 | Trigger for Counter=0 |
| | | | | When 1, a trigger pulse is output when the counter is 0. |
| 7:6 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | IntCmpBD | R/W | 0 | Interrupt for Counter=Comparator B Down |
| | | | | When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting down. |
| 4 | IntCmpBU | R/W | 0 | Interrupt for Counter=Comparator B Up |
| | | | | When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting up. |
| 3 | IntCmpAD | R/W | 0 | Interrupt for Counter=Comparator A Down |
| | | | | When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting down. |
| 2 | IntCmpAU | R/W | 0 | Interrupt for Counter=Comparator A Up |
| | | | | When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting up. |
| 1 | IntCntLoad | R/W | 0 | Interrupt for Counter=Load |
| | | | | When 1, an interrupt occurs when the counter matches the PWMnLOAD register. |
| 0 | IntCntZero | R/W | 0 | Interrupt for Counter=0 |
| | | | | When 1, an interrupt occurs when the counter is 0. |

Register 16: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 Register 17: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 Register 18: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (PWM0RIS controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

IntCntZero

RO

0

Base 0x4002.8000 Offset 0x048

| Type RO, | reset 0x0 | 000.000 | 00 | | | | | | | | | | | | | |
|---------------|-----------|---------|----------|---------|------------|---------|---------|------------------|---------------------|-----------|-----------------------------------|------------|---------------|----------|-----------------|------------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | ' | | ' ' | | | | 1 | rese | rved | | 1 | | | | | |
| Type | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO |
| Reset | - | | | | | | | | | | | | | | | 0 |
| ı | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | resei L | | | | | | · | | IntCmpAD | · | | IntCntZero |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | - | | | | • | | - | - | - | | - | | | - | | |
| Bit/F | ield | | Name | | Туре | | Reset | Descr | iption | | | | | | | |
| 31: | 6 | I | reserved | | RO | | 0x00 | compa | atibility w | ith futur | ely on the e produc ad-modi | cts, the v | alue of | a reserv | | |
| 5 | | lr | ntCmpBE |) | RO | | 0 | Comp | arator B | Down I | nterrupt | Status | | | | |
| | | | · | | | | | | tes that ng dowr | | nter has | matched | d the cor | nparator | B value | while |
| 4 | | lr | ntCmpBL | J | RO | | 0 | Comp | arator B | Up Inte | rrupt Sta | itus | | | | |
| | | | | | | | | Indica counti | | the cou | nter has | matched | d the cor | mparator | B value | while |
| 3 | | Ir | ntCmpAE |) | RO | | 0 | Comp | arator A | Down I | nterrupt | Status | | | | |
| | | | | | | | | | tes that ng dowr | | nter has | matched | d the cor | mparator | A value | while |
| 2 | | lr | ntCmpAL | J | RO | | 0 | Comp | arator A | Up Inte | rrupt Sta | itus | | | | |
| | | | | | | | | Indica counti | | the cou | nter has | matched | d the cor | nparator | A value | while |
| 1 | | Ir | ntCntLoa | d | RO | | 0 | Count | er=Load | Interru | ot Status | ; | | | | |
| | | | | | | | | Indica | tes that | the cou | nter has | matched | the PV | /MnLOA | D regist | ter. |

Counter=0 Interrupt Status

Indicates that the counter has matched 0.

Register 19: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 20: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C Register 21: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC

These registers provide the current set of interrupt sources that are asserted to the controller (PWM0ISC controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000 Offset 0x04C

| offset 0x0 Type R/W |)4C /1C, rese | t 0x0000 | 0.0000 | | | | | | | | | | | | | |
|------------------------|------------------|----------|-----------|---------|---------|---------|---------|---------|---------------------|-----------|----------------------|------------|---------------|----------|-----------------|------------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | ' | | ' ' | | | | • | rese | rved | | ' | | ' | ' | ' | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| rtooct | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ſ | 15 | 14 | 1 1 | 12 | reser | | 1 | • | | 0 | | | IntCmpAD | | IntCntLoad | IntCntZero |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W1C | R/W1C | R/W1C | R/W1C | R/W1C | R/W1C |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit/Fi | ield | | Name | | Туре | | Reset | Descr | iption | | | | | | | |
| 31: | 6 | | reserved | | RO | | 0x00 | Softwa | ara chai | ıld not r | ely on the | a valua (| of a roco | ryod bit | To prov | ido |
| 31. | .0 | | reserveu | | KO | | 0,000 | compa | atibility w | ith futur | e produc ad-modif | cts, the v | alue of | a reserv | | |
| 5 | | I | ntCmpBD |) | R/W1C | ; | 0 | Comp | arator B | Down I | nterrupt | | | | | |
| | | | | | | | | | tes that ng dowr | | nter has | matched | the cor | mparator | B value | while |
| 4 | | ı | ntCmpBL | I | R/W1C | ; | 0 | Comp | arator B | Up Inte | rrupt | | | | | |
| | | | | | | | | | tes that ng up. | the cou | nter has | matched | the cor | nparator | B value | while |
| 3 | | I | ntCmpAD |) | R/W1C | ; | 0 | Comp | arator A | Down I | nterrupt | | | | | |
| | | | | | | | | | tes that ng dowr | | nter has | matched | the cor | nparator | A value | while |
| 2 | | I | ntCmpAL | I | R/W1C | ; | 0 | Comp | arator A | Up Inte | rrupt | | | | | |
| | | | | | | | | | tes that ng up. | the cou | nter has | matched | the cor | nparator | A value | while |
| 1 | | lı | ntCntLoad | t | R/W1C | ; | 0 | Count | er=Load | Interru | ot | | | | | |
| | | | | | | | | Indica | tes that | the cou | nter has | matched | the PW | /MnLOA | D regist | er. |
| 0 | | I | ntCntZero |) | R/W1C | ; | 0 | Count | er=0 Inte | errupt | | | | | | |
| | | | | | | | | Indica | tes that | the cou | nter has | matched | d 0. | | | |
| | | | | | | | | | | | | | | | | |

Register 22: PWM0 Load (PWM0LOAD), offset 0x050

Register 23: PWM1 Load (PWM1LOAD), offset 0x090


Register 24: PWM2 Load (PWM2LOAD), offset 0x0D0

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero. If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 475). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Base 0x4002.8000 Offset 0x050

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | Load | R/W | 0 | Counter Load Value |

The counter load value.

Register 25: PWM0 Counter (PWM0COUNT), offset 0x054

Register 26: PWM1 Counter (PWM1COUNT), offset 0x094


Register 27: PWM2 Counter (PWM2COUNT), offset 0x0D4

These registers contain the current value of the PWM counter (**PWM0COUNT** is the value of the PWM generator 0 block, and so on). When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 494 and page 497) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register, see page 486). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054

Type RO, reset 0x0000.0000



The current value of the counter.

Register 28: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 29: PWM1 Compare A (PWM1CMPA), offset 0x098

Register 30: PWM2 Compare A (PWM2CMPA), offset 0x0D8


These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 490), then no pulse is ever output.

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), then this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 475). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare A (PWM0CMPA)

Base 0x4002.8000 Offset 0x058

Type R/W, reset 0x0000.0000



The value to be compared against the counter.

Register 31: PWM0 Compare B (PWM0CMPB), offset 0x05C

Register 32: PWM1 Compare B (PWM1CMPB), offset 0x09C

Register 33: PWM2 Compare B (PWM2CMPB), offset 0x0DC


These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, then no pulse is ever output.

IF the comparator B update mode is immediate (based on the <code>CmpBUpd</code> bit in the **PWMnCTL** register), then this 16-bit <code>CompB</code> value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 475). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000 Offset 0x05C

Type R/W, reset 0x0000.0000



| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|-------|----------|----|------|---|
|-------|----------|----|------|---|

15:0 CompB R/W 0x00 Comparator B Value

The value to be compared against the counter.

Register 34: PWM0 Generator A Control (PWM0GENA), offset 0x060

Register 35: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

Register 36: PWM2 Generator A Control (PWM2GENA), offset 0x0E0


These registers control the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The PWM0GENA register controls generation of the PWM0A signal; PWM1GENA, the PWM1A signal; and PWM2GENA, the PWM2A signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | ActCmpBD | R/W | 0x0 | Action for Comparator B Down |

The action to be taken when the counter matches comparator B while counting down.

The table below defines the effect of the event on the output signal.

Value Description 0x0 Do nothing.

Invert the output signal. Set the output signal to 0.

0x3 Set the output signal to 1.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 9:8 | ActCmpBU | R/W | 0x0 | Action for Comparator B Up |
| | | | | The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 484) is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 7:6 | ActCmpAD | R/W | 0x0 | Action for Comparator A Down |
| | | | | The action to be taken when the counter matches comparator A while counting down. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 5:4 | ActCmpAU | R/W | 0x0 | Action for Comparator A Up |
| | | | | The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 3:2 | ActLoad | R/W | 0x0 | Action for Counter=Load |
| | | | | The action to be taken when the counter matches the load value. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|---|
| 1:0 | ActZero | R/W | 0x0 | Action for Counter=0 |
| | | | | The action to be taken when the counter is zero. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |

Register 37: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 38: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 39: PWM2 Generator B Control (PWM2GENB), offset 0x0E4

These registers control the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.


The **PWM0GENB** register controls generation of the PWM0B signal; **PWM1GENB**, the PWM1B signal; and **PWM2GENB**, the PWM2B signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

PWM0 Generator B Control (PWM0GENB)

Base 0x4002.8000 Offset 0x064

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | ActCmpBD | R/W | 0x0 | Action for Comparator B Down |

The action to be taken when the counter matches comparator B while counting down.

The table below defines the effect of the event on the output signal.

Value Description

0x0 Do nothing.

0x1 Invert the output signal.

0x2 Set the output signal to 0.

0x3 Set the output signal to 1.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 9:8 | ActCmpBU | R/W | 0x0 | Action for Comparator B Up |
| | | | | The action to be taken when the counter matches comparator B while counting up. Occurs only when the <code>Mode</code> bit in the PWMnCTL register is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 7:6 | ActCmpAD | R/W | 0x0 | Action for Comparator A Down |
| | | | | The action to be taken when the counter matches comparator A while counting down. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 5:4 | ActCmpAU | R/W | 0x0 | Action for Comparator A Up |
| | | | | The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 3:2 | ActLoad | R/W | 0x0 | Action for Counter=Load |
| | | | | The action to be taken when the counter matches the load value. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 1:0 | ActZero | R/W | 0x0 | Action for Counter=0 |
| | | | | The action to be taken when the counter is 0. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |


Register 40: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 Register 41: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 Register 42: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 501), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 502). In a similar manner, PWM2 and PWM3 are produced from the PWM1A and PWM1B signals, and PWM4 and PWM5 are produced from the PWM2A and PWM2B signals.

PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000 Offset 0x068

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | Enable | R/W | 0 | Dead-Band Generator Enable |

When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.

Register 43: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 44: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

Register 45: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay. In a similar manner, PWM2 is generated from PWM1A with its rising edge delayed and PWM4 is produced from PWM2A with its rising edge delayed.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4002.8000 Offset 0x06C Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|----|----|-----------|-----|-----|-----|------|------|-----|-----|-----|-----|-----|-----|-----|
| | | | | | | | • | rese | rved | | | ' | | ' | ' | • |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | RiseDelay | | | | | | ! | 1 | • | ' | | | |
| Type | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11.0 | RiseDelay | R/W | Λ | Dead-Band Rise Delay |

The number of clock ticks to delay the rising edge.

Register 46: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070


Register 47: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

Register 48: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay. In a similar manner, PWM3 is generated from PWM1A with its falling edge delayed and PWM5 is produced from PWM2A with its falling edge delayed.

PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000 Offset 0x070 Type R/W, reset 0x0000.0000



The number of clock ticks to delay the falling edge.

19 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris[®] quadrature encoder interface (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.


The Stellaris[®] quadrature encoder has the following features:

- Position integrator that tracks the encoder position
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

19.1 Block Diagram

Figure 19-1 on page 503 provides a block diagram of a Stellaris[®] QEI module.

Figure 19-1. QEI Block Diagram



19.2 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward, and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SigMode bit of the **QEI Control (QEICTL)** register (see page 508).

When the QEI module is set to use the quadrature phase mode (SigMode bit equals zero), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. Which mode is determined by the ResMode bit of the **QEI Control (QEICTL)** register.


When ResMode is 0, the positional counter is reset when the index pulse is sensed. This limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEIMAXPOS** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When ResMode is 1, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

The velocity capture has a configurable timer and a count register. It counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEISPEED** register, while the edge count for the current time period is being accumulated in the **QEICOUNT** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (losing the previous value), the **QEICOUNT** is reset to 0, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 19-2 on page 505 shows how the Stellaris[®] quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).

Figure 19-2. Quadrature Encoder and Velocity Predivider Operation



The period of the timer is configurable by specifying the load value for the timer in the **QEILOAD** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is needed to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

```
rpm = (clock * (2 ^ VelDiv) * Speed * 60) ÷ (Load * ppr * edges)
```

where:

clock is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the QEICTL register (2 for CapMode set to 0 and 4 for CapMode set to 1)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of ÷1 (VelDiv set to 0) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

```
rpm = (10000 * 1 * 20480 * 60) ÷ (2500 * 2048 * 4) = 600 rpm
```

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every $\frac{1}{4}$ of a second. Again, the above equation gives:

```
rpm = (10000 * 1 * 102400 * 60) ÷ (2500 * 2048 * 4) = 3000 rpm
```

Care must be taken when evaluating this equation since intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation, as well as reducing the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, this is a simple matter of selecting a power of 2 load value. For other encoders, a load value must be selected such that the product is very close to a power of two. For example, a 100 pulse per revolution encoder could use a load value of 82, resulting in 32,800 as the divisor,

which is 0.09% above 2¹⁴; in this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the controller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

19.3 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the **RCGC1** register in the System Control module.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register.
- 4. Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. Using a 1000-line encoder at four edges per line, there are 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) since the count is zero-based.
 - Write the QEICTL register with the value of 0x0000.0018.
 - Write the QEIMAXPOS register with the value of 0x0000.0F9F.
- 5. Enable the quadrature encoder by setting bit 0 of the **QEICTL** register.
- Delay for some time.
- 7. Read the encoder position by reading the **QEIPOS** register value.

19.4 Register Map

Table 19-1 on page 506 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

QEI0: 0x4002.C000

Table 19-1. QEI Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------|------|-------------|----------------------|-------------|
| 0x000 | QEICTL | R/W | 0x0000.0000 | QEI Control | 508 |
| 0x004 | QEISTAT | RO | 0x0000.0000 | QEI Status | 510 |
| 800x0 | QEIPOS | R/W | 0x0000.0000 | QEI Position | 511 |
| 0x00C | QEIMAXPOS | R/W | 0x0000.0000 | QEI Maximum Position | 512 |
| 0x010 | QEILOAD | R/W | 0x0000.0000 | QEI Timer Load | 513 |

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------|-------|-------------|--------------------------------|-------------|
| 0x014 | QEITIME | RO | 0x0000.0000 | QEI Timer | 514 |
| 0x018 | QEICOUNT | RO | 0x0000.0000 | QEI Velocity Counter | 515 |
| 0x01C | QEISPEED | RO | 0x0000.0000 | QEI Velocity | 516 |
| 0x020 | QEIINTEN | R/W | 0x0000.0000 | QEI Interrupt Enable | 517 |
| 0x024 | QEIRIS | RO | 0x0000.0000 | QEI Raw Interrupt Status | 518 |
| 0x028 | QEIISC | R/W1C | 0x0000.0000 | QEI Interrupt Status and Clear | 519 |

19.5 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI Control (QEICTL)

QEI0 base: 0x4002.C000 Offset 0x000 Type R/W, reset 0x0000.0000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----------|----|---------|------|------|------|------|--------|-----|-------|---------|---------|---------|------|--------|
| | | | | ' ' | | | | rese | rved | | | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | reserved | | STALLEN | INVI | INVB | INVA | | VelDiv | | VelEn | ResMode | CapMode | SigMode | Swap | Enable |
| Туре | RO | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ü | 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:13 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | STALLEN | R/W | 0 | Stall QEI |
| | | | | When set, the QEI stalls when the microcontroller asserts Halt. |
| 11 | INVI | R/W | 0 | Invert Index Pulse |
| | | | | When set , the input Index Pulse is inverted. |
| 10 | INVB | R/W | 0 | Invert PhB |
| | | | | When set, the PhB input is inverted. |
| 9 | INVA | R/W | 0 | Invert PhA |
| | | | | When set, the PhA input is inverted. |
| 8:6 | VelDiv | R/W | 0x0 | Predivide Velocity |

A predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator. This field can be set to the following values:

| Value | Predivider |
|-------|------------|
| 0x0 | ÷1 |
| 0x1 | ÷2 |
| 0x2 | ÷4 |
| 0x3 | ÷8 |
| 0x4 | ÷16 |
| 0x5 | ÷32 |
| 0x6 | ÷64 |
| 0x7 | ÷128 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|--|
| 5 | VelEn | R/W | 0 | Capture Velocity When set, enables capture of the velocity of the quadrature encoder. |
| 4 | ResMode | R/W | 0 | Reset Mode The Reset mode for the position counter. When 0, the position counter is reset when it reaches the maximum; when 1, the position counter is reset when the index pulse is captured. |
| 3 | CapMode | R/W | 0 | Capture Mode The Capture mode defines the phase edges that are counted in the position. When 0, only the PhA edges are counted; when 1, the PhA and PhB edges are counted, providing twice the positional resolution but half the range. |
| 2 | SigMode | R/W | 0 | Signal Mode $When \ 1, the \ {\tt PhA} \ and \ {\tt PhB} \ signals \ are \ clock \ and \ direction; \ when \ 0, \ they \ are \ quadrature \ phase \ signals.$ |
| 1 | Swap | R/W | 0 | Swaps the PhA and PhB signals. |
| 0 | Enable | R/W | 0 | Enable QEI Enables the quadrature encoder module. |

Register 2: QEI Status (QEISTAT), offset 0x004


This register provides status about the operation of the QEI module.

QEI Status (QEISTAT)

QEI0 base: 0x4002.C000

Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | Direction | RO | 0 | Direction of Rotation |
| | | | | Indicates the direction the encoder is rotating. |
| | | | | The Direction values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Forward rotation |
| | | | | 1 Reverse rotation |
| 0 | Error | RO | 0 | Error Detected |


Indicates that an error was detected in the gray code sequence (that is, both signals changing at the same time).

Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. Its value is updated by inputs on the QEI phase inputs, and can be set to a specific value by writing to it.

QEI Position (QEIPOS)

QEI0 base: 0x4002.C000 Offset 0x008 Type R/W, reset 0x0000.0000




The current value of the position integrator.

Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving backward, the position register resets to this value when it decrements from zero.

QEI Maximum Position (QEIMAXPOS)

QEI0 base: 0x4002.C000 Offset 0x00C Type R/W, reset 0x0000.0000



The maximum value of the position integrator.


Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Since this value is loaded into the timer the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 clocks per timer period, this register should contain 1999.

QEI Timer Load (QEILOAD)

QEI0 base: 0x4002.C000

Offset 0x010 Type R/W, reset 0x0000.0000




The load value for the velocity timer.

Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when VelEn in QEICTL is 0.

QEI Timer (QEITIME)

QEI0 base: 0x4002.C000 Offset 0x014 Type RO, reset 0x0000.0000



The current value of the velocity timer.


Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Since this is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register since there is a small window of time between the two reads, during which time either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when Velen in **QEICTL** is 0.

QEI Velocity Counter (QEICOUNT)

QEI0 base: 0x4002.C000 Offset 0x018

Type RO, reset 0x0000.0000




The running total of encoder pulses during this velocity timer period.

Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when Velen in **QEICTL** is 0.

QEI Velocity (QEISPEED)

QEI0 base: 0x4002.C000 Offset 0x01C Type RO, reset 0x0000.0000



The measured speed of the quadrature encoder in pulses per period.

Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module's interrupts. An interrupt is asserted to the controller if its corresponding bit in this register is set to 1.

QEI Interrupt Enable (QEIINTEN)

QEI0 base: 0x4002.C000

2

1

0

IntDir

IntTimer

IntIndex

R/W


R/W

R/W

0

0

0



Index Pulse Detected Interrupt Enable When 1, an interrupt occurs when the index pulse is detected.

When 1, an interrupt occurs when the velocity timer expires.

When 1, an interrupt occurs when a phase error is detected.

When 1, an interrupt occurs when the direction changes.

Direction Change Interrupt Enable

Timer Expires Interrupt Enable

Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (this is set through the **QEIINTEN** register). Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred.


QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000 Offset 0x024

Type RO, reset 0x0000.0000

0

IntIndex



Index Pulse Asserted

Indicates that the index pulse has occurred.

0

RO


Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred. This is a R/W1C register; writing a 1 to a bit position clears the corresponding interrupt reason.

QEI Interrupt Status and Clear (QEIISC)

QEI0 base: 0x4002.C000


Offset 0x028 Type R/W1C, reset 0x0000.0000



20 Pin Diagram

Figure 20-1 on page 520 shows the pin diagram and pin-to-signal-name mapping.

Figure 20-1. Pin Connection Diagram



21 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 21-1 on page 521 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 21-2 on page 525 lists the signals in alphabetical order by signal name.

Table 21-3 on page 529 groups the signals by functionality, except for GPIOs. Table 21-4 on page 532 lists the GPIO pins and their alternate functionality.

Table 21-1. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|---|
| 1 | ADC0 | I | Analog | Analog-to-digital converter input 0. |
| 2 | ADC1 | I | Analog | Analog-to-digital converter input 1. |
| 3 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 4 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 5 | ADC2 | I | Analog | Analog-to-digital converter input 2. |
| 6 | ADC3 | I | Analog | Analog-to-digital converter input 3. |
| 7 | LDO | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| 8 | VDD | - | Power | Positive supply for I/O and some logic. |
| 9 | GND | - | Power | Ground reference for logic and I/O pins. |
| 10 | PD0 | I/O | TTL | GPIO port D bit 0 |
| | CAN0Rx | I | TTL | CAN module 0 receive |
| 11 | PD1 | I/O | TTL | GPIO port D bit 1 |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit |
| 12 | PD2 | I/O | TTL | GPIO port D bit 2 |
| | PWM2 | 0 | TTL | PWM 2 |
| 13 | PD3 | I/O | TTL | GPIO port D bit 3 |
| | PWM3 | 0 | TTL | PWM 3 |
| 14 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 15 | GND | - | Power | Ground reference for logic and I/O pins. |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| 16 | XTALPPHY | 0 | TTL | XTALP of the Ethernet PHY |
| 17 | XTALNPHY | I | TTL | XTALN of the Ethernet PHY |
| 18 | PG1 | I/O | TTL | GPIO port G bit 1 |
| 19 | PG0 | I/O | TTL | GPIO port G bit 0 |
| 20 | VDD | - | Power | Positive supply for I/O and some logic. |
| 21 | GND | - | Power | Ground reference for logic and I/O pins. |
| 22 | PC7 | I/O | TTL | GPIO port C bit 7 |
| - | PhB0 | I | TTL | QEI module 0 Phase B |
| 23 | PC6 | I/O | TTL | GPIO port C bit 6 |
| - | CCP3 | I/O | TTL | Capture/Compare/PWM 3 |
| 24 | PC5 | I/O | TTL | GPIO port C bit 5 |
| - | C0o | 0 | TTL | Analog comparator 0 output |
| 25 | PC4 | I/O | TTL | GPIO port C bit 4 |
| - | PhA0 | I | TTL | QEI module 0 Phase A |
| 26 | PA0 | I/O | TTL | GPIO port A bit 0 |
| | UORx | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| 27 | PA1 | I/O | TTL | GPIO port A bit 1 |
| | UOTx | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| 28 | PA2 | I/O | TTL | GPIO port A bit 2 |
| - | SSIOClk | I/O | TTL | SSI module 0 clock |
| 29 | PA3 | I/O | TTL | GPIO port A bit 3 |
| - | SSI0Fss | I/O | TTL | SSI module 0 frame |
| 30 | PA4 | I/O | TTL | GPIO port A bit 4 |
| - | SSI0Rx | I | TTL | SSI module 0 receive |
| 31 | PA5 | I/O | TTL | GPIO port A bit 5 |
| - | SSI0Tx | 0 | TTL | SSI module 0 transmit |
| 32 | VDD | - | Power | Positive supply for I/O and some logic. |
| 33 | GND | - | Power | Ground reference for logic and I/O pins. |
| 34 | PA6 | I/O | TTL | GPIO port A bit 6 |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1 |
| 35 | PA7 | I/O | TTL | GPIO port A bit 7 |
| | CCP4 | I/O | TTL | Capture/Compare/PWM 1 |
| 36 | VCCPHY | I | TTL | VCC of the Ethernet PHY |
| 37 | RXIN | I | Analog | RXIN of the Ethernet PHY |
| 38 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 39 | GND | - | Power | Ground reference for logic and I/O pins. |
| 40 | RXIP | 1 | Analog | RXIP of the Ethernet PHY |
| 41 | GNDPHY | ı | TTL | GND of the Ethernet PHY |
| 42 | GNDPHY | ı | TTL | GND of the Ethernet PHY |
| 43 | TXOP | 0 | Analog | TXOP of the Ethernet PHY |
| | | | | • |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|---|
| 44 | VDD | - | Power | Positive supply for I/O and some logic. |
| 45 | GND | - | Power | Ground reference for logic and I/O pins. |
| 46 | TXON | 0 | Analog | TXON of the Ethernet PHY |
| 47 | PF0 | I/O | TTL | GPIO port F bit 0 |
| | PWM0 | 0 | TTL | PWM 0 |
| 48 | osco | I | Analog | Main oscillator crystal input or an external clock reference input. |
| 49 | OSC1 | 0 | Analog | Main oscillator crystal output. |
| 50 | WAKE | I | OD | An external input that brings the processor out of hibernate mode when asserted. |
| 51 | HIB | 0 | TTL | An output that indicates the processor is in hibernate mode. |
| 52 | XOSC0 | I | Analog | Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register. |
| 53 | XOSC1 | 0 | Analog | Hibernation Module oscillator crystal output. |
| 54 | GND | - | Power | Ground reference for logic and I/O pins. |
| 55 | VBAT | - | Power | Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply. |
| 56 | VDD | - | Power | Positive supply for I/O and some logic. |
| 57 | GND | - | Power | Ground reference for logic and I/O pins. |
| 58 | MDIO | I/O | TTL | MDIO of the Ethernet PHY |
| 59 | PF3 | I/O | TTL | GPIO port F bit 3 |
| | LED0 | 0 | TTL | MII LED 0 |
| 60 | PF2 | I/O | TTL | GPIO port F bit 2 |
| | LED1 | 0 | TTL | MII LED 1 |
| 61 | PF1 | I/O | TTL | GPIO port F bit 1 |
| | PWM1 | 0 | TTL | PWM 1 |
| 62 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 63 | GND | - | Power | Ground reference for logic and I/O pins. |
| 64 | RST | I | TTL | System reset input. |
| 65 | CMOD0 | I/O | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| 66 | PB0 | I/O | TTL | GPIO port B bit 0 |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0 |
| 67 | PB1 | I/O | TTL | GPIO port B bit 1 |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2 |
| 68 | VDD | - | Power | Positive supply for I/O and some logic. |
| 69 | GND | - | Power | Ground reference for logic and I/O pins. |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| 70 | PB2 | I/O | TTL | GPIO port B bit 2 |
| | IDX0 | I | TTL | QEI module 0 index |
| 71 | PB3 | I/O | TTL | GPIO port B bit 3 |
| | Fault | I | TTL | PWM Fault |
| 72 | PE0 | I/O | TTL | GPIO port E bit 0 |
| | PWM4 | 0 | TTL | PWM 4 |
| 73 | PE1 | I/O | TTL | GPIO port E bit 1 |
| | PWM5 | 0 | TTL | PWM 5 |
| 74 | PE2 | I/O | TTL | GPIO port E bit 2 |
| 75 | PE3 | I/O | TTL | GPIO port E bit 3 |
| 76 | CMOD1 | I/O | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| 77 | PC3 | I/O | TTL | GPIO port C bit 3 |
| | TDO | 0 | TTL | JTAG TDO and SWO |
| | SWO | 0 | TTL | JTAG TDO and SWO |
| 78 | PC2 | I/O | TTL | GPIO port C bit 2 |
| | TDI | I | TTL | JTAG TDI |
| 79 | PC1 | I/O | TTL | GPIO port C bit 1 |
| | TMS | I/O | TTL | JTAG TMS and SWDIO |
| | SWDIO | I/O | TTL | JTAG TMS and SWDIO |
| 80 | PC0 | I/O | TTL | GPIO port C bit 0 |
| | TCK | 1 | TTL | JTAG/SWD CLK |
| | SWCLK | 1 | TTL | JTAG/SWD CLK |
| 81 | VDD | - | Power | Positive supply for I/O and some logic. |
| 82 | GND | - | Power | Ground reference for logic and I/O pins. |
| 83 | VCCPHY | Į. | TTL | VCC of the Ethernet PHY |
| 84 | VCCPHY | I | TTL | VCC of the Ethernet PHY |
| 85 | GNDPHY | I | TTL | GND of the Ethernet PHY |
| 86 | GNDPHY | I | TTL | GND of the Ethernet PHY |
| 87 | GND | - | Power | Ground reference for logic and I/O pins. |
| 88 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 89 | PB7 | I/O | TTL | GPIO port B bit 7 |
| | TRST | I | TTL | JTAG TRSTn |
| 90 | PB6 | I/O | TTL | GPIO port B bit 6 |
| | C0+ | I | Analog | Analog comparator 0 positive input |
| 91 | PB5 | I/O | TTL | GPIO port B bit 5 |
| | CCP5 | I/O | TTL | Capture/Compare/PWM 5 |
| 92 | PB4 | I/O | TTL | GPIO port B bit 4 |
| | C0- | I | Analog | Analog comparator 0 negative input |
| 93 | VDD | - | Power | Positive supply for I/O and some logic. |
| 94 | GND | - | Power | Ground reference for logic and I/O pins. |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| 95 | ADC7 | I | Analog | Analog-to-digital converter input 7. |
| 96 | ADC6 | I | Analog | Analog-to-digital converter input 6. |
| 97 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 98 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 99 | ADC5 | I | Analog | Analog-to-digital converter input 5. |
| 100 | ADC4 | I | Analog | Analog-to-digital converter input 4. |

Table 21-2. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type | Description | |
|----------|------------|----------|-------------|--|--|
| ADC0 | 1 | I | Analog | Analog-to-digital converter input 0. | |
| ADC1 | 2 | Į | Analog | Analog-to-digital converter input 1. | |
| ADC2 | 5 | Į | Analog | Analog-to-digital converter input 2. | |
| ADC3 | 6 | Į | Analog | Analog-to-digital converter input 3. | |
| ADC4 | 100 | ļ | Analog | Analog-to-digital converter input 4. | |
| ADC5 | 99 | Į | Analog | Analog-to-digital converter input 5. | |
| ADC6 | 96 | Į | Analog | Analog-to-digital converter input 6. | |
| ADC7 | 95 | Į | Analog | Analog-to-digital converter input 7. | |
| C0+ | 90 | Į | Analog | Analog comparator 0 positive input | |
| C0- | 92 | Į | Analog | Analog comparator 0 negative input | |
| C0o | 24 | 0 | TTL | Analog comparator 0 output | |
| CAN0Rx | 10 | Į | TTL | CAN module 0 receive | |
| CAN0Tx | 11 | 0 | TTL | CAN module 0 transmit | |
| CCP0 | 66 | I/O | TTL | Capture/Compare/PWM 0 | |
| CCP1 | 34 | I/O | TTL | Capture/Compare/PWM 1 | |
| CCP2 | 67 | I/O | TTL | Capture/Compare/PWM 2 | |
| CCP3 | 23 | I/O | TTL | Capture/Compare/PWM 3 | |
| CCP4 | 35 | I/O | TTL | Capture/Compare/PWM 1 | |
| CCP5 | 91 | I/O | TTL | Capture/Compare/PWM 5 | |
| CMOD0 | 65 | I/O | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. | |
| CMOD1 | 76 | I/O | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. | |
| Fault | 71 | I | TTL | PWM Fault | |
| GND | 9 | - | Power | Ground reference for logic and I/O pins. | |
| GND | 15 | - | Power | Ground reference for logic and I/O pins. | |
| GND | 21 | - | Power | Ground reference for logic and I/O pins. | |
| GND | 33 | - | Power | Ground reference for logic and I/O pins. | |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|------------|----------|-------------|---|
| GND | 39 | - | Power | Ground reference for logic and I/O pins. |
| GND | 45 | - | Power | Ground reference for logic and I/O pins. |
| GND | 54 | - | Power | Ground reference for logic and I/O pins. |
| GND | 57 | - | Power | Ground reference for logic and I/O pins. |
| GND | 63 | - | Power | Ground reference for logic and I/O pins. |
| GND | 69 | - | Power | Ground reference for logic and I/O pins. |
| GND | 82 | - | Power | Ground reference for logic and I/O pins. |
| GND | 87 | - | Power | Ground reference for logic and I/O pins. |
| GND | 94 | - | Power | Ground reference for logic and I/O pins. |
| GNDA | 4 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| GNDA | 97 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| GNDPHY | 41 | I | TTL | GND of the Ethernet PHY |
| GNDPHY | 42 | I | TTL | GND of the Ethernet PHY |
| GNDPHY | 85 | I | TTL | GND of the Ethernet PHY |
| GNDPHY | 86 | I | TTL | GND of the Ethernet PHY |
| HIB | 51 | 0 | TTL | An output that indicates the processor is in hibernate mode. |
| IDX0 | 70 | I | TTL | QEI module 0 index |
| LDO | 7 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| LED0 | 59 | 0 | TTL | MII LED 0 |
| LED1 | 60 | 0 | TTL | MII LED 1 |
| MDIO | 58 | I/O | TTL | MDIO of the Ethernet PHY |
| osc0 | 48 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| OSC1 | 49 | 0 | Analog | Main oscillator crystal output. |
| PA0 | 26 | I/O | TTL | GPIO port A bit 0 |
| PA1 | 27 | I/O | TTL | GPIO port A bit 1 |
| PA2 | 28 | I/O | TTL | GPIO port A bit 2 |
| PA3 | 29 | I/O | TTL | GPIO port A bit 3 |
| PA4 | 30 | I/O | TTL | GPIO port A bit 4 |
| PA5 | 31 | I/O | TTL | GPIO port A bit 5 |
| PA6 | 34 | I/O | TTL | GPIO port A bit 6 |
| PA7 | 35 | I/O | TTL | GPIO port A bit 7 |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|------------|----------|-------------|--------------------------|
| PB0 | 66 | I/O | TTL | GPIO port B bit 0 |
| PB1 | 67 | I/O | TTL | GPIO port B bit 1 |
| PB2 | 70 | I/O | TTL | GPIO port B bit 2 |
| PB3 | 71 | I/O | TTL | GPIO port B bit 3 |
| PB4 | 92 | I/O | TTL | GPIO port B bit 4 |
| PB5 | 91 | I/O | TTL | GPIO port B bit 5 |
| PB6 | 90 | I/O | TTL | GPIO port B bit 6 |
| PB7 | 89 | I/O | TTL | GPIO port B bit 7 |
| PC0 | 80 | I/O | TTL | GPIO port C bit 0 |
| PC1 | 79 | I/O | TTL | GPIO port C bit 1 |
| PC2 | 78 | I/O | TTL | GPIO port C bit 2 |
| PC3 | 77 | I/O | TTL | GPIO port C bit 3 |
| PC4 | 25 | I/O | TTL | GPIO port C bit 4 |
| PC5 | 24 | I/O | TTL | GPIO port C bit 5 |
| PC6 | 23 | I/O | TTL | GPIO port C bit 6 |
| PC7 | 22 | I/O | TTL | GPIO port C bit 7 |
| PD0 | 10 | I/O | TTL | GPIO port D bit 0 |
| PD1 | 11 | I/O | TTL | GPIO port D bit 1 |
| PD2 | 12 | I/O | TTL | GPIO port D bit 2 |
| PD3 | 13 | I/O | TTL | GPIO port D bit 3 |
| PE0 | 72 | I/O | TTL | GPIO port E bit 0 |
| PE1 | 73 | I/O | TTL | GPIO port E bit 1 |
| PE2 | 74 | I/O | TTL | GPIO port E bit 2 |
| PE3 | 75 | I/O | TTL | GPIO port E bit 3 |
| PF0 | 47 | I/O | TTL | GPIO port F bit 0 |
| PF1 | 61 | I/O | TTL | GPIO port F bit 1 |
| PF2 | 60 | I/O | TTL | GPIO port F bit 2 |
| PF3 | 59 | I/O | TTL | GPIO port F bit 3 |
| PG0 | 19 | I/O | TTL | GPIO port G bit 0 |
| PG1 | 18 | I/O | TTL | GPIO port G bit 1 |
| PhA0 | 25 | I | TTL | QEI module 0 Phase A |
| PhB0 | 22 | I | TTL | QEI module 0 Phase B |
| PWM0 | 47 | 0 | TTL | PWM 0 |
| PWM1 | 61 | 0 | TTL | PWM 1 |
| PWM2 | 12 | 0 | TTL | PWM 2 |
| PWM3 | 13 | 0 | TTL | PWM 3 |
| PWM4 | 72 | 0 | TTL | PWM 4 |
| PWM5 | 73 | 0 | TTL | PWM 5 |
| RST | 64 | I | TTL | System reset input. |
| RXIN | 37 | I | Analog | RXIN of the Ethernet PHY |
| RXIP | 40 | I | Analog | RXIP of the Ethernet PHY |
| SSIOClk | 28 | I/O | TTL | SSI module 0 clock |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description | |
|----------|------------|----------|-------------|--|--|
| SSI0Fss | 29 | I/O | TTL | SSI module 0 frame | |
| SSI0Rx | 30 | I | TTL | SSI module 0 receive | |
| SSIOTx | 31 | 0 | TTL | SSI module 0 transmit | |
| SWCLK | 80 | I | TTL | JTAG/SWD CLK | |
| SWDIO | 79 | I/O | TTL | JTAG TMS and SWDIO | |
| SWO | 77 | 0 | TTL | JTAG TDO and SWO | |
| TCK | 80 | Į | TTL | JTAG/SWD CLK | |
| TDI | 78 | I | TTL | JTAG TDI | |
| TDO | 77 | 0 | TTL | JTAG TDO and SWO | |
| TMS | 79 | I/O | TTL | JTAG TMS and SWDIO | |
| TRST | 89 | I | TTL | JTAG TRSTn | |
| TXON | 46 | 0 | Analog | TXON of the Ethernet PHY | |
| TXOP | 43 | 0 | Analog | TXOP of the Ethernet PHY | |
| UORx | 26 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. | |
| UOTx | 27 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. | |
| VBAT | 55 | - | Power | Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply. | |
| VCCPHY | 36 | I | TTL | VCC of the Ethernet PHY | |
| VCCPHY | 83 | ļ | TTL | VCC of the Ethernet PHY | |
| VCCPHY | 84 | I | TTL | VCC of the Ethernet PHY | |
| VDD | 8 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 20 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 32 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 44 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 56 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 68 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 81 | - | Power | Positive supply for I/O and some logic. | |
| VDD | 93 | - | Power | Positive supply for I/O and some logic. | |
| VDD25 | 14 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. | |
| VDD25 | 38 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. | |
| VDD25 | 62 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. | |
| VDD25 | 88 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. | |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|------------|----------|-------------|---|
| VDDA | 3 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| VDDA | 98 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| WAKE | 50 | I | OD | An external input that brings the processor out of hibernate mode when asserted. |
| xosc0 | 52 | I | Analog | Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register. |
| XOSC1 | 53 | 0 | Analog | Hibernation Module oscillator crystal output. |
| XTALNPHY | 17 | I | TTL | XTALN of the Ethernet PHY |
| XTALPPHY | 16 | 0 | TTL | XTALP of the Ethernet PHY |

Table 21-3. Signals by Function, Except for GPIO

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-----------------|----------|---------------|----------|----------------|--------------------------------------|
| ADC | ADC0 | 1 | I | Analog | Analog-to-digital converter input 0. |
| | ADC1 | 2 | I | Analog | Analog-to-digital converter input 1. |
| | ADC2 | 5 | I | Analog | Analog-to-digital converter input 2. |
| | ADC3 | 6 | I | Analog | Analog-to-digital converter input 3. |
| | ADC4 | 100 | I | Analog | Analog-to-digital converter input 4. |
| | ADC5 | 99 | I | Analog | Analog-to-digital converter input 5. |
| | ADC6 | 96 | I | Analog | Analog-to-digital converter input 6. |
| | ADC7 | 95 | I | Analog | Analog-to-digital converter input 7. |
| Analog | C0+ | 90 | I | Analog | Analog comparator 0 positive input |
| Comparators | C0- | 92 | I | Analog | Analog comparator 0 negative input |
| | C0o | 24 | 0 | TTL | Analog comparator 0 output |
| Controller Area | CAN0Rx | 10 | I | TTL | CAN module 0 receive |
| Network | CAN0Tx | 11 | 0 | TTL | CAN module 0 transmit |

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-----------------|----------|---------------|----------|----------------|---------------------------|
| Ethernet PHY | GNDPHY | 41 | I | TTL | GND of the Ethernet PHY |
| | GNDPHY | 42 | I | TTL | GND of the Ethernet PHY |
| | GNDPHY | 85 | I | TTL | GND of the Ethernet PHY |
| | GNDPHY | 86 | I | TTL | GND of the Ethernet PHY |
| | LED0 | 59 | 0 | TTL | MII LED 0 |
| | LED1 | 60 | 0 | TTL | MII LED 1 |
| | MDIO | 58 | I/O | TTL | MDIO of the Ethernet PHY |
| | RXIN | 37 | I | Analog | RXIN of the Ethernet PHY |
| | RXIP | 40 | I | Analog | RXIP of the Ethernet PHY |
| | TXON | 46 | 0 | Analog | TXON of the Ethernet PHY |
| | TXOP | 43 | 0 | Analog | TXOP of the Ethernet PHY |
| | VCCPHY | 36 | I | TTL | VCC of the Ethernet PHY |
| | VCCPHY | 83 | I | TTL | VCC of the Ethernet PHY |
| | VCCPHY | 84 | I | TTL | VCC of the Ethernet PHY |
| | XTALNPHY | 17 | I | TTL | XTALN of the Ethernet PHY |
| | XTALPPHY | 16 | 0 | TTL | XTALP of the Ethernet PHY |
| General-Purpose | CCP0 | 66 | I/O | TTL | Capture/Compare/PWM 0 |
| Timers | CCP1 | 34 | I/O | TTL | Capture/Compare/PWM 1 |
| | CCP2 | 67 | I/O | TTL | Capture/Compare/PWM 2 |
| | CCP3 | 23 | I/O | TTL | Capture/Compare/PWM 3 |
| | CCP4 | 35 | I/O | TTL | Capture/Compare/PWM 1 |
| | CCP5 | 91 | I/O | TTL | Capture/Compare/PWM 5 |
| JTAG/SWD/SWO | SWCLK | 80 | I | TTL | JTAG/SWD CLK |
| | SWDIO | 79 | I/O | TTL | JTAG TMS and SWDIO |
| | SWO | 77 | 0 | TTL | JTAG TDO and SWO |
| | TCK | 80 | I | TTL | JTAG/SWD CLK |
| | TDI | 78 | I | TTL | JTAG TDI |
| | TDO | 77 | 0 | TTL | JTAG TDO and SWO |
| | TMS | 79 | I/O | TTL | JTAG TMS and SWDIO |
| PWM | Fault | 71 | I | TTL | PWM Fault |
| | PWM0 | 47 | 0 | TTL | PWM 0 |
| | PWM1 | 61 | 0 | TTL | PWM 1 |
| | PWM2 | 12 | 0 | TTL | PWM 2 |
| | PWM3 | 13 | 0 | TTL | PWM 3 |
| | PWM4 | 72 | 0 | TTL | PWM 4 |
| | PWM5 | 73 | 0 | TTL | PWM 5 |

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|----------|---------------|----------|----------------|---|
| Power | GND | 9 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 15 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 21 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 33 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 39 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 45 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 54 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 57 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 63 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 69 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 82 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 87 | - | Power | Ground reference for logic and I/O pins. |
| | GND | 94 | - | Power | Ground reference for logic and I/O pins. |
| | GNDA | 4 | - | Power | The ground reference for the analog circuits (ADC Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | GNDA | 97 | - | Power | The ground reference for the analog circuits (ADC Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | нів | 51 | 0 | TTL | An output that indicates the processor is in hibernate mode. |
| | LDO | 7 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| | VBAT | 55 | - | Power | Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply. |
| | VDD | 8 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 20 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 32 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 44 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 56 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 68 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 81 | - | Power | Positive supply for I/O and some logic. |
| | VDD | 93 | - | Power | Positive supply for I/O and some logic. |
| | VDD25 | 14 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals |
| | VDD25 | 38 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| | VDD25 | 62 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-------------------------|----------|---------------|----------|----------------|--|
| | VDD25 | 88 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| | VDDA | 3 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | VDDA | 98 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | WAKE | 50 | I | OD | An external input that brings the processor out of hibernate mode when asserted. |
| QEI | IDX0 | 70 | I | TTL | QEI module 0 index |
| | PhA0 | 25 | I | TTL | QEI module 0 Phase A |
| | PhB0 | 22 | I | TTL | QEI module 0 Phase B |
| SSI | SSI0Clk | 28 | I/O | TTL | SSI module 0 clock |
| | SSI0Fss | 29 | I/O | TTL | SSI module 0 frame |
| | SSI0Rx | 30 | I | TTL | SSI module 0 receive |
| | SSI0Tx | 31 | 0 | TTL | SSI module 0 transmit |
| System Control & Clocks | CMOD0 | 65 | I/O | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| | CMOD1 | 76 | I/O | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| | osc0 | 48 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| | OSC1 | 49 | 0 | Analog | Main oscillator crystal output. |
| | RST | 64 | I | TTL | System reset input. |
| | TRST | 89 | I | TTL | JTAG TRSTn |
| | xosc0 | 52 | I | Analog | Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register. |
| | XOSC1 | 53 | 0 | Analog | Hibernation Module oscillator crystal output. |
| UART | U0Rx | 26 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| | UOTx | 27 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |

Table 21-4. GPIO Pins and Alternate Functions

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PA0 | 26 | UORx | |
| PA1 | 27 | UOTx | |
| PA2 | 28 | SSI0Clk | |
| PA3 | 29 | SSI0Fss | |
| PA4 | 30 | SSI0Rx | |

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PA5 | 31 | SSIOTx | |
| PA6 | 34 | CCP1 | |
| PA7 | 35 | CCP4 | |
| PB0 | 66 | CCP0 | |
| PB1 | 67 | CCP2 | |
| PB2 | 70 | IDX0 | |
| PB3 | 71 | Fault | |
| PB4 | 92 | C0- | |
| PB5 | 91 | CCP5 | |
| PB6 | 90 | C0+ | |
| PB7 | 89 | TRST | |
| PC0 | 80 | TCK | SWCLK |
| PC1 | 79 | TMS | SWDIO |
| PC2 | 78 | TDI | |
| PC3 | 77 | TDO | SWO |
| PC4 | 25 | PhA0 | |
| PC5 | 24 | COo | |
| PC6 | 23 | CCP3 | |
| PC7 | 22 | PhB0 | |
| PD0 | 10 | CAN0Rx | |
| PD1 | 11 | CAN0Tx | |
| PD2 | 12 | PWM2 | |
| PD3 | 13 | PWM3 | |
| PE0 | 72 | PWM4 | |
| PE1 | 73 | PWM5 | |
| PE2 | 74 | | |
| PE3 | 75 | | |
| PF0 | 47 | PWM0 | |
| PF1 | 61 | PWM1 | |
| PF2 | 60 | LED1 | |
| PF3 | 59 | LED0 | |
| PG0 | 19 | | |
| PG1 | 18 | | |

22 Operating Characteristics

Table 22-1. Temperature Characteristics

| Characteristic | Symbol | Value | Unit |
|--|----------------|------------|------|
| Operating temperature range ^a | T _A | -40 to +85 | °C |

a. Maximum storage temperature is 150°C.

Table 22-2. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|----------------|-------------------------------------|------|
| Thermal resistance (junction to ambient) ^a | Θ_{JA} | 55.3 | °C/W |
| Average junction temperature ^b | T _J | $T_A + (P_{AVG} \cdot \Theta_{JA})$ | °C |

a. Junction to ambient thermal resistance $\boldsymbol{\theta}_{JA}$ numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

23 Electrical Characteristics

23.1 DC Characteristics

23.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 23-1. Maximum Ratings

| Characteristic | Symbol | Va | Value | |
|---|--------------------|------|-------|----|
| | | Min | Max | |
| I/O supply voltage (V _{DD}) | V_{DD} | 0 | 4 | ٧ |
| Core supply voltage (V _{DD25}) | V _{DD25} | 0 | 4 | ٧ |
| Analog supply voltage (V _{DDA}) | V_{DDA} | 0 | 4 | ٧ |
| Battery supply voltage (V _{BAT}) | V _{BAT} | 0 | 4 | ٧ |
| Ethernet PHY supply voltage (V _{CCPHY}) | V _{CCPHY} | 0 | 4 | ٧ |
| Input voltage | V _{IN} | -0.3 | 5.5 | ٧ |
| Maximum current per output pins | I | - | 25 | mA |

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or VDD).

23.1.2 Recommended DC Operating Conditions

Table 23-2. Recommended DC Operating Conditions

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------------|---|-----------------------|-----|-----------------------|------|
| V _{DD} | I/O supply voltage | 3.0 | 3.3 | 3.6 | V |
| V _{DD25} | Core supply voltage | 2.25 | 2.5 | 2.75 | V |
| V_{DDA} | Analog supply voltage | 3.0 | 3.3 | 3.6 | V |
| V _{BAT} | Battery supply voltage | 2.3 | 3.0 | 3.6 | V |
| V _{CCPHY} | Ethernet PHY supply voltage | 3.0 | 3.3 | 3.6 | V |
| V _{IH} | High-level input voltage | 2.0 | - | 5.0 | V |
| V _{IL} | Low-level input voltage | -0.3 | - | 1.3 | V |
| V _{SIH} | High-level input voltage for Schmitt trigger inputs | 0.8 * V _{DD} | - | V _{DD} | V |
| V _{SIL} | Low-level input voltage for Schmitt trigger inputs | 0 | - | 0.2 * V _{DD} | V |
| V _{OH} | High-level output voltage | 2.4 | - | - | V |
| V _{OL} | Low-level output voltage | - | - | 0.4 | V |

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------|---|-----|-----|-----|------|
| I _{OH} | High-level source current, V _{OH} =2.4 V | | | | |
| | 2-mA Drive | 2.0 | - | - | mA |
| | 4-mA Drive | 4.0 | - | - | mA |
| | 8-mA Drive | 8.0 | - | - | mA |
| I _{OL} | Low-level sink current, V _{OL} =0.4 V | | | | |
| | 2-mA Drive | 2.0 | - | - | mA |
| | 4-mA Drive | 4.0 | - | - | mA |
| | 8-mA Drive | 8.0 | - | - | mA |

23.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 23-3. LDO Regulator Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------|--|------|-----|------|------|
| V _{LDOOUT} | Programmable internal (logic) power supply output value | 2.25 | 2.5 | 2.75 | ٧ |
| | Output voltage accuracy | - | 2% | - | % |
| t _{PON} | Power-on time | - | - | 100 | μs |
| t _{ON} | Time on | - | - | 200 | μs |
| t _{OFF} | Time off | - | - | 100 | μs |
| V _{STEP} | Step programming incremental voltage | - | 50 | - | mV |
| C _{LDO} | External filter capacitor size for internal power supply | 1.0 | - | 3.0 | μF |

23.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{BAT} = 3.0 V
- V_{DDA} = 3.3 V
- V_{DDPHY} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

Table 23-4. Detailed Power Specifications

| Parameter | Parameter Name | Conditions | | V _{DD} , V _{DDA} , | 2.5 | 2.5 V V _{DD25} | | V V _{BAT} | Unit |
|---------------------------|---------------------------|------------------------------------|-----|--------------------------------------|------|-------------------------|-----|----------------------|------|
| | | | Nom | Max | Nom | Max | Nom | Max | |
| I _{DD_RUN} | Run mode 1 | V _{DD25} = 2.50 V | 48 | pending ^a | 108 | pendinga | 0 | pending ^a | mA |
| | (Flash loop) | Code= while(1){} executed in Flash | | | | | | | |
| | | Peripherals = All ON | | | | | | | |
| | | System Clock = 50 MHz (with PLL) | | | | | | | |
| | Run mode 2 | V _{DD25} = 2.50 V | 5 | pending ^a | 52 | pendinga | 0 | pending ^a | mA |
| | (Flash loop) | Code= while(1){} executed in Flash | | | | | | | |
| | | Peripherals = All OFF | | | | | | | |
| | | System Clock = 50 MHz (with PLL) | | | | | | | |
| | Run mode 1 | V _{DD25} = 2.50 V | 48 | pending ^a | 100 | pendinga | 0 | pendinga | mA |
| | (SRAM loop) | Code= while(1){} executed in SRAM | | | | | | | |
| | | Peripherals = All ON | | | | | | | |
| | | System Clock = 50 MHz (with PLL) | | | | | | | |
| | Run mode 2 (SRAM loop) | V _{DD25} = 2.50 V | 5 | pending ^a | 45 | pendinga | 0 | pendinga | mA |
| | | Code= while(1){} executed in SRAM | | | | | | | |
| | | Peripherals = All OFF | | | | | | | |
| | | System Clock = 50 MHz (with PLL) | | | | | | | |
| I _{DD_SLEEP} | Sleep mode | V _{DD25} = 2.50 V | 5 | pending ^a | 16 | pendinga | 0 | pending ^a | mA |
| | | Peripherals = All OFF | | | | | | | |
| | | System Clock = 50 MHz (with PLL) | | | | | | | |
| I _{DD_DEEPSLEEP} | | LDO = 2.25 V | 4.6 | pending ^a | 0.21 | pendinga | 0 | pending ^a | mA |
| | mode | Peripherals = All OFF | | | | | | | |
| | | System Clock = IOSC30KHZ/64 | | | | | | | |
| I _{DD_HIBERNATE} | Hibernate mode | $V_{BAT} = 3.0 \text{ V}$ | 0 | pending ^a | 0 | pendinga | 16 | pendinga | μA |
| | mode | $V_{DD} = 0 V$ | | | | | | | |
| | | V _{DD25} = 0 V | | | | | | | |
| | | V _{DDA} = 0 V | | | | | | | |
| | | V _{DDPHY} = 0 V | | | | | | | |
| | | Peripherals = All OFF | | | | | | | |
| | | System Clock = OFF | | | | | | | |
| | | Hibernate Module = 32 kHz | | | | | | | |

a. Pending characterization completion.

23.1.5 Flash Memory Characteristics

Table 23-5. Flash Memory Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------------|---|--------|---------|-----|--------|
| PE _{CYC} | Number of guaranteed program/erase cycles before failure ^a | 10,000 | 100,000 | - | cycles |
| T _{RET} | Data retention at average operating temperature of 85°C | 10 | - | - | years |
| T _{PROG} | Word program time | 20 | - | - | μs |
| T _{ERASE} | Page erase time | 20 | - | - | ms |
| T _{ME} | Mass erase time | 200 | - | - | ms |


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

23.2 AC Characteristics

23.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 23-1. Load Conditions



23.2.2 Clocks

Table 23-6. Phase Locked Loop (PLL) Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------------------|---------------------------------------|----------|-----|-------|------|
| f _{ref_crystal} | Crystal reference ^a | 3.579545 | - | 8.192 | MHz |
| f _{ref_ext} | External clock reference ^a | 3.579545 | - | 8.192 | MHz |
| f _{pll} | PLL frequency ^b | - | 400 | - | MHz |
| T _{READY} | PLL lock time | - | - | 0.5 | ms |

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

Table 23-7. Clock Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------------|---|-----|----------|------|------|
| f _{IOSC} | Internal 12 MHz oscillator frequency | 8.4 | 12 | 15.6 | MHz |
| f _{IOSC30KHZ} | Internal 30 KHz oscillator frequency | 21 | 30 | 39 | KHz |
| f _{XOSC} | Hibernation module oscillator frequency | - | 4.194304 | - | MHz |
| f _{XOSC_XTAL} | Crystal reference for hibernation oscillator | - | 4.194304 | - | MHz |
| f _{XOSC_EXT} | External clock reference for hibernation module | - | 32.768 | - | KHz |

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------------------|--|-----|-----|------|------|
| f _{MOSC} | Main oscillator frequency | 1 | - | 8 | MHz |
| t _{MOSC_per} | Main oscillator period | 125 | - | 1000 | ns |
| f _{ref_crystal_bypass} | Crystal reference using the main oscillator (PLL in BYPASS mode) | 1 | - | 8 | MHz |
| f _{ref_ext_bypass} | External clock reference (PLL in BYPASS mode) ^a | 0 | - | 50 | MHz |
| f _{system_clock} | System clock | 0 | - | 50 | MHz |

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

Table 23-8. Crystal Characteristics

| Parameter Name | | Value | | | | | |
|------------------------------------|----------|----------|----------|----------|--------|--|--|
| Frequency | 8 | 6 | 4 | 3.5 | MHz | | |
| Frequency tolerance | ±50 | ±50 | ±50 | ±50 | ppm | | |
| Aging | ±5 | ±5 | ±5 | ±5 | ppm/yr | | |
| Oscillation mode | Parallel | Parallel | Parallel | Parallel | | | |
| Temperature stability (0 - 85 °C) | ±25 | ±25 | ±25 | ±25 | ppm | | |
| Motional capacitance (typ) | 27.8 | 37.0 | 55.6 | 63.5 | pF | | |
| Motional inductance (typ) | 14.3 | 19.1 | 28.6 | 32.7 | mH | | |
| Equivalent series resistance (max) | 120 | 160 | 200 | 220 | Ω | | |
| Shunt capacitance (max) | 10 | 10 | 10 | 10 | pF | | |
| Load capacitance (typ) | 16 | 16 | 16 | 16 | pF | | |
| Drive level (typ) | 100 | 100 | 100 | 100 | μW | | |

23.2.3 Analog-to-Digital Converter

Table 23-9. ADC Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------|---|-----|------|------|--------------------------------------|
| V _{ADCIN} | Maximum single-ended, full-scale analog input voltage | - | - | 3.0 | V |
| | Minimum single-ended, full-scale analog input voltage | - | - | 0 | V |
| | Maximum differential, full-scale analog input voltage | - | - | 1.5 | V |
| | Minimum differential, full-scale analog input voltage | - | - | -1.5 | V |
| C _{ADCIN} | Equivalent input capacitance | - | 1 | - | pF |
| N | Resolution | - | 10 | - | bits |
| f _{ADC} | ADC internal clock frequency | 14 | 16 | 18 | MHz |
| t _{ADCCONV} | Conversion time | - | - | 16 | t _{ADC} cycles ^a |
| f _{ADCCONV} | Conversion rate | 875 | 1000 | 1125 | k samples/s |
| INL | Integral nonlinearity | - | - | ±1 | LSB |
| DNL | Differential nonlinearity | - | - | ±1 | LSB |
| OFF | Offset | - | - | ±1 | LSB |
| GAIN | Gain | - | - | ±1 | LSB |

a. t_{ADC} = 1/ $f_{ADC \ clock}$

23.2.4 Analog Comparator

Table 23-10. Analog Comparator Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------|--|-----|-----|----------------------|------|
| V _{OS} | Input offset voltage | - | ±10 | ±25 | mV |
| V _{CM} | Input common mode voltage range | 0 | - | V _{DD} -1.5 | V |
| C _{MRR} | Common mode rejection ratio | 50 | - | - | dB |
| T _{RT} | Response time | - | - | 1 | μs |
| T _{MC} | Comparator mode change to Output Valid | - | - | 10 | μs |

Table 23-11. Analog Comparator Voltage Reference Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------|------------------------------|-----|---------------------|------|------|
| R _{HR} | Resolution high range | - | V _{DD} /32 | - | LSB |
| R _{LR} | Resolution low range | - | V _{DD} /24 | - | LSB |
| A _{HR} | Absolute accuracy high range | - | - | ±1/2 | LSB |
| A _{LR} | Absolute accuracy low range | - | - | ±1/4 | LSB |

23.2.5 Ethernet Controller

Table 23-12. 100BASE-TX Transmitter Characteristics^a

| Parameter Name | Min | Nom | Max | Unit |
|---------------------------|------|-----|------|------|
| Peak output amplitude | 950 | - | 1050 | mVpk |
| Output amplitude symmetry | 0.98 | - | 1.02 | mVpk |
| Output overshoot | - | - | 5 | % |
| Rise/Fall time | 3 | - | 5 | ns |
| Rise/Fall time imbalance | - | - | 500 | ps |
| Duty cycle distortion | - | - | - | ps |
| Jitter | - | - | 1.4 | ns |

a. Measured at the line side of the transformer.

Table 23-13. 100BASE-TX Transmitter Characteristics (informative)^a

| Parameter Name | Min | Nom | Max | Unit |
|-------------------------|-----|-----|-----|------|
| Return loss | 16 | - | - | dB |
| Open-circuit inductance | 350 | - | - | μs |

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 23-14. 100BASE-TX Receiver Characteristics

| Parameter Name | Min | Nom | Max | Unit |
|--------------------------------------|-----|-----|-----|-------|
| Signal detect assertion threshold | 600 | 700 | | mVppd |
| Signal detect de-assertion threshold | 350 | 425 | - | mVppd |
| Differential input resistance | 20 | - | - | kΩ |
| Jitter tolerance (pk-pk) | 4 | - | - | ns |
| Baseline wander tracking | -75 | - | +75 | % |

| Parameter Name | Min | Nom | Max | Unit |
|---------------------------------|-----|-----|------|------|
| Signal detect assertion time | - | - | 1000 | μs |
| Signal detect de-assertion time | - | - | 4 | μs |

Table 23-15. 10BASE-T Transmitter Characteristics^a

| Parameter Name | Min | Nom | Max | Unit |
|---------------------------------|-----|-----|-----|------|
| Peak differential output signal | 2.2 | - | 2.8 | ٧ |
| Harmonic content | 27 | - | - | dB |
| Link pulse width | - | 100 | - | ns |
| Start-of-idle pulse width | - | 300 | - | ns |
| | | 350 | | |

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

Table 23-16. 10BASE-T Transmitter Characteristics (informative)^a

| Parameter Name | Min | Nom | Max | Unit |
|---------------------------------|----------------|-----|-----|------|
| Output return loss | 15 | - | - | dB |
| Output impedance balance | 29-17log(f/10) | - | - | dB |
| Peak common-mode output voltage | - | - | 50 | mV |
| Common-mode rejection | - | - | 100 | mV |
| Common-mode rejection jitter | - | - | 1 | ns |

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 23-17. 10BASE-T Receiver Characteristics

| Parameter Name | Min | Nom | Max | Unit |
|-------------------------------|-----|-------------------|-----|-------|
| DLL phase acquisition time | - | 10 | - | ВТ |
| Jitter tolerance (pk-pk) | 30 | - | - | ns |
| Input squelched threshold | 500 | 600 | 700 | mVppd |
| Input unsquelched threshold | 275 | 350 | 425 | mVppd |
| Differential input resistance | - | 20 | - | kΩ |
| Bit error ratio | - | 10 ⁻¹⁰ | - | - |
| Common-mode rejection | 25 | - | - | V |

Table 23-18. Isolation Transformers^a

| Name | Value | Condition |
|---------------------------|---------------|-----------------|
| Turns ratio | 1 CT : 1 CT | +/- 5% |
| Open-circuit inductance | 350 uH (min) | @ 10 mV, 10 kHz |
| Leakage inductance | 0.40 uH (max) | @ 1 MHz (min) |
| Inter-winding capacitance | 25 pF (max) | |
| DC resistance | 0.9 Ohm (max) | |
| Insertion loss | 0.4 dB (typ) | 0-65 MHz |

| Name | Value | Condition |
|-------|-------|-----------|
| HIPOT | 1500 | Vrms |

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.


Note: The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB. For the transmit line transformer with higher insertion losses, up to 1.2 dB of insertion loss can be compensated by selecting the appropriate setting in the Transmit Amplitude Selection (TXO) bits in the **MR19** register.

Table 23-19. Ethernet Reference Crystal^a

| Name | Value | Condition |
|---|--------------------------------------|-----------|
| Frequency | 25.00000 | MHz |
| Load capacitance ^b | 4 ^c | pF |
| Frequency tolerance | ±50 | PPM |
| Aging | ±2 | PPM/yr |
| Temperature stability (0° to 70°) | ±5 | PPM |
| Oscillation mode | Parallel resonance, fundamental mode | |
| Parameters at 25° C ±2° C; Drive level = 0.5 mW | | |
| Drive level (typ) | 50-100 | μW |
| Shunt capacitance (max) | 10 | pF |
| Motional capacitance (min) | 10 | fF |
| Serious resistance (max) | 60 | Ω |
| Spurious response (max) | > 5 dB below main within 500 kHz | |

a. If the internal crystal oscillator is used, select a crystal with the following characteristics.

Figure 23-2. External XTLP Oscillator Characteristics



b. Equivalent differential capacitance across XTLP/XTLN.

c. If crystal with a larger load is used, external shunt capacitors to ground should be added to make up the equivalent capacitance difference.

Table 23-20. External XTLP Oscillator Characteristics

| Parameter Name | Symbol | Min | Nom | Max | Unit |
|-----------------------------|---------------------------------|-----|------|-----|------|
| XTLN Input Low Voltage | XTLN _{ILV} | - | - | 0.8 | - |
| XTLP Frequency ^a | XTLP _f | - | 25.0 | - | - |
| XTLP Period ^b | T _{clkper} | - | 40 | - | - |
| XTLP Duty Cycle | XTLP _{DC} | 40 | - | 60 | % |
| | | 40 | | 60 | |
| Rise/Fall Time | T _r , T _f | - | - | 4.0 | ns |
| Absolute Jitter | | - | - | 0.1 | ns |

a. IEEE 802.3 frequency tolerance ±50 ppm.

23.2.6 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\tt HIB}$.


The regulators controlled by HIB are expected to have a settling time of 250 µs or less.

Table 23-21. Hibernation Module Characteristics

| Parameter No | Parameter | Parameter Name | | Nom | Max | Unit |
|--------------|----------------------------|--|----|-----|-----|------|
| H1 | t _{HIB_LOW} | Internal 32.768 KHz clock reference rising edge to /HIB asserted | - | 200 | - | μs |
| H2 | t _{HIB_HIGH} | Internal 32.768 KHz clock reference rising edge to /HIB deasserted | - | 30 | - | μs |
| H3 | t _{WAKE_ASSERT} | /WAKE assertion time | 62 | - | - | μs |
| H4 | t _{WAKETOHIB} | /WAKE assert to /HIB desassert | 62 | - | 124 | μs |
| H5 | t _{XOSC_SETTLE} | XOSC settling time ^a | 20 | - | - | ms |
| H6 | t _{HIB_REG_WRITE} | Time for a write to non-volatile registers in HIB module to complete | 92 | - | - | μs |
| H7 | t _{HIB_TO_VDD} | HIB deassert to VDD and VDD25 at minimum operational level | - | - | 250 | μs |

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Figure 23-3. Hibernation Module Timing



b. IEEE 802.3 frequency tolerance ±50 ppm.

23.2.7 Synchronous Serial Interface (SSI)

Table 23-22. SSI Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|-----------------------|-----------------------------------|-----|-----|-------|---------------|
| S1 | t _{clk_per} | SSIC1k cycle time | 2 | - | 65024 | system clocks |
| S2 | t _{clk_high} | SSIC1k high time | - | 1/2 | - | t clk_per |
| S3 | t _{clk_low} | SSIC1k low time | - | 1/2 | - | t clk_per |
| S4 | t _{clkrf} | SSIC1k rise/fall time | - | 7.4 | 26 | ns |
| S5 | t _{DMd} | Data from master valid delay time | 0 | - | 20 | ns |
| S6 | t _{DMs} | Data from master setup time | 20 | - | - | ns |
| S7 | t _{DMh} | Data from master hold time | 40 | - | - | ns |
| S8 | t _{DSs} | Data from slave setup time | 20 | - | - | ns |
| S9 | t _{DSh} | Data from slave hold time | 40 | - | - | ns |

Figure 23-4. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 23-5. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 23-6. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

23.2.8 JTAG and Boundary Scan

Table 23-23. JTAG Characteristics

| Parameter No. | Parameter | Parameter Name | | Nom | Max | Unit |
|----------------------|--|-----------------------------------|----|------------------|-----|------|
| J1 | f _{TCK} | TCK operational clock frequency | 0 | - | 10 | MHz |
| J2 | t _{TCK} | TCK operational clock period | | - | - | ns |
| J3 | t _{TCK_LOW} | TCK clock Low time | - | t _{TCK} | - | ns |
| J4 | t _{TCK_HIGH} | TCK clock High time | - | t _{TCK} | - | ns |
| J5 | t _{TCK_R} | TCK rise time | 0 | - | 10 | ns |
| J6 | t _{TCK_F} | TCK fall time | 0 | - | 10 | ns |
| J7 | t _{TMS_SU} | TMS setup time to TCK rise | 20 | - | - | ns |
| J8 | t _{TMS_HLD} | TMS hold time from TCK rise | 20 | - | - | ns |
| J9 | t _{TDI_SU} | TDI setup time to TCK rise | 25 | - | - | ns |
| J10 | t _{TDI_HLD} | TDI hold time from TCK rise | 25 | - | - | ns |
| J11 | TCK fall to Data Valid from High-Z | 2-mA drive | - | 23 | 35 | ns |
| t _{TDO_ZDV} | | 4-mA drive | | 15 | 26 | ns |
| | | 8-mA drive | | 14 | 25 | ns |
| | | 8-mA drive with slew rate control | | 18 | 29 | ns |
| J12 | TCK fall to Data Valid from Data Valid | 2-mA drive | - | 21 | 35 | ns |
| t _{TDO_DV} | | 4-mA drive | | 14 | 25 | ns |
| | | 8-mA drive | | 13 | 24 | ns |
| | | 8-mA drive with slew rate control | | 18 | 28 | ns |

| Parameter No. | Parameter | Parameter Name | | Nom | Max | Unit |
|---------------|------------------------------------|-----------------------------------|-----|-----|-----|------|
| J13 | TCK fall to High-Z from Data Valid | 2-mA drive | - | 9 | 11 | ns |
| t TDO DVZ | | 4-mA drive | | 7 | 9 | ns |
| _ | | 8-mA drive | | 6 | 8 | ns |
| | | 8-mA drive with slew rate control | | 7 | 9 | ns |
| J14 | t _{TRST} | TRST assertion time | 100 | - | - | ns |
| J15 | t _{TRST_SU} | TRST setup time to TCK rise | 10 | - | - | ns |

Figure 23-7. JTAG Test Clock Input Timing




Figure 23-8. JTAG Test Access Port (TAP) Timing





Figure 23-9. JTAG TRST Timing



23.2.9 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Table 23-24. GPIO Characteristics

| Parameter | Parameter Name | Condition | Min | Nom | Max | Unit |
|--------------------|--|-----------------------------------|-----|-----|-----|------|
| t _{GPIOR} | GPIO Rise Time (from 20% to 80% of V _{DD}) | 2-mA drive | - | 17 | 26 | ns |
| | | 4-mA drive | | 9 | 13 | ns |
| | | 8-mA drive | | 6 | 9 | ns |
| | | 8-mA drive with slew rate control | | 10 | 12 | ns |
| t _{GPIOF} | GPIO Fall Time (from 80% to 20% of V _{DD}) | 2-mA drive | - | 17 | 25 | ns |
| | | 4-mA drive | | 8 | 12 | ns |
| | | 8-mA drive | | 6 | 10 | ns |
| | | 8-mA drive with slew rate control | | 11 | 13 | ns |

23.2.10 Reset

Table 23-25. Reset Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|----------------------|--|------|-----|------|------|
| R1 | V _{TH} | Reset threshold | - | 2.0 | - | ٧ |
| R2 | V _{BTH} | Brown-Out threshold | 2.85 | 2.9 | 2.95 | V |
| R3 | T _{POR} | Power-On Reset timeout | - | 10 | - | ms |
| R4 | T _{BOR} | Brown-Out timeout | - | 500 | - | μs |
| R5 | T _{IRPOR} | Internal reset timeout after POR | 6 | - | 11 | ms |
| R6 | T _{IRBOR} | Internal reset timeout after BOR ^a | 0 | - | 1 | μs |
| R7 | T _{IRHWR} | Internal reset timeout after hardware reset (RST pin) | 0 | - | 1 | ms |
| R8 | T _{IRSWR} | Internal reset timeout after software-initiated system reset a | 2.5 | - | 20 | μs |
| R9 | T _{IRWDR} | Internal reset timeout after watchdog reset ^a | 2.5 | - | 20 | μs |
| R10 | T _{VDDRISE} | Supply voltage (V _{DD}) rise time (0V-3.3V) | - | - | 100 | ms |
| R11 | T _{MIN} | Minimum RST pulse width | 2 | - | - | μs |

a. 20 * t $_{MOSC_per}$

Figure 23-10. External Reset Timing (RST)




Figure 23-11. Power-On Reset Timing




Figure 23-12. Brown-Out Reset Timing




Figure 23-13. Software Reset Timing






Figure 23-14. Watchdog Reset Timing



24 Package Information

Figure 24-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

| Body +2.00 mm | Footprint, 1.4 mm | package thickness |
|----------------|-------------------|---------------------|
| Symbols | Leads | 100L |
| А | Max. | 1.60 |
| A ₁ | | 0.05 Min./0.15 Max. |
| A ₂ | ±0.05 | 1.40 |
| D | ±0.20 | 16.00 |
| D ₁ | ±0.05 | 14.00 |
| E | ±0.20 | 16.00 |
| E ₁ | ±0.05 | 14.00 |
| L | ±0.15/-0.10 | 0.60 |
| е | BASIC | 0.50 |
| b | ±0.05 | 0.22 |
| θ | === | 0°~7° |
| ddd | Max. | 0.08 |
| ccc | Max. | 0.08 |
| JEDEC Refer | ence Drawing | MS-026 |
| Variation [| Designator | BED |

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 336 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
  unsigned char ucSize;
  unsigned char ucCheckSum;
  unsigned char Data[];
};
```

ucSize The first byte received holds the total size of the transfer including

the size and checksum bytes.

ucChecksum This holds a simple checksum of the bytes in the data buffer only.

The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data This is the raw data intended for the device, which is formatted in

some form of command interface. There should be ucSize-2 bytes of data provided in this buffer to or from the device.

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 554).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|----------------------|-------------|--------------|--------------|-------|-------|--------|--------|-----------|----------|-----------|--------|--------|---------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | Control 100F.E000 | | | | | | | | | | | | | | |
| DID0, type | RO, offset | 0x000, res | set - | | | | | | | | | | | | |
| | | VER | | | | | | | | | CL | ASS | | | |
| | | | MA | JOR | | | | | | | IIM | NOR | | | |
| PBORCTL | , type R/W, | offset 0x0 | 30, reset 0 | x0000.7FF |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | BORIOR | |
| LDOPCTL | , type R/W, | offset 0x0 | 34, reset 0 | x0000.0000 | | | | 1 | | | | | | | |
| | | | | | | | | | | | | | D.I. | | |
| DIC turns I | DO effect (|)OFO | 4 0-0000 0 | 1000 | | | | | | | | VF | \DJ | | |
| KIS, type i | RO, offset (| JXU5U, rese | t uxuuuu.u | | | | | | | | | | | | |
| | | | | | | | | | PLLLRIS | | | | | BORRIS | |
| IMC, type | R/W, offset | 0x054. res | set 0x0000 | .0000 | | | | | , LLLING | | | | | DOMINO | |
| , 1, 100 | | | | | | | | | | | | | | | |
| | | | | | | | | | PLLLIM | | | | | BORIM | |
| MISC, type | e R/W1C, of | ffset 0x058 | s, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | , - | | | | | | | | | | | | | | |
| | | | | | | | | | PLLLMIS | | | | | BORMIS | |
| RESC, typ | e R/W, offs | et 0x05C, i | reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | LDO | SW | WDT | BOR | POR | EXT |
| RCC, type | R/W, offse | t 0x060, re | set 0x07Al | E.3AD1 | | | | | | | | | | | |
| | | | | ACG | | SY | SDIV | | USESYSDIV | | USEPWMDIV | | PWMDIV | | |
| | | PWRDN | | BYPASS | | | X | ΓAL | | osc | SRC | | | IOSCDIS | MOSCDIS |
| PLLCFG, t | type RO, of | fset 0x064 | , reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 0 | D | | | | | F | | | | | | | R | | |
| RCC2, typ | e R/W, offs | et 0x070, r | eset 0x078 | 30.2800 | | | | | | | | | | | |
| USERCC2 | | | | | SYS | DIV2 | | | | | | | | | |
| | | PWRDN2 | | BYPASS2 | | | | | | OSCSRC2 | | | | | |
| DSLPCLK | CFG, type I | R/W, offset | 0x144, res | set 0x0780.0 | | | | | | | | | | | |
| | | | | | DSDI\ | ORIDE | | | | 2000005 | | | | | |
| DID4 +:: | DO -#- 1 | 04004 :: | -4 | | | | | | | DSOSCSRC | , | | | | |
| זעוט, type | RO, offset | | set - | 1 | | A N A | | ı | | | D. 7 | TNO | | | |
| | VE PINCOUNT | | | | F. | AM | | | TEMP | | | KG | ROHS | O | IAL |
| | RO, offset | | et OxOOFE | 007F | | | | L | ILIVIE | | PI | | NONS | QU | 'AL |
| 200, type | , onset | UNUUU, 185 | OL UAUUI F. | | | | SPA | MSZ | | | | | | | |
| | | | | | | | | SHSZ | | | | | | | |
| DC1. tvne | RO, offset | 0x010. res | et 0x0111 | 33FF | | | . 27 (| | | | | | | | |
| , -, p- | ., | , . 30 | | | | | CAN0 | | | | PWM | | | | ADC |
| | MINSY | 'SDIV | | | MAXA | DCSPD | 1 | MPU | HIB | TEMPSNS | PLL | WDT | SWO | SWD | JTAG |
| DC2, type | RO, offset | | et 0x010F. | 0111 | | | | | | | | | - | | |
| | | | | | | | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| | | | | | | | QEI0 | | | | SSI0 | | | | UART0 |
| DC3, type | RO, offset | 0x018, res | et 0x3FFF. | 81FF | | | | | | | | | | | |
| | | CCP5 | CCP4 | CCP3 | CCP2 | CCP1 | CCP0 | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 |
| PWMFAULT | | | | | | | C00 | C0PLUS | COMINUS | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 |
| | | | | | | | | 1 | | | | | | | |

| | | | | | | T - | | T | | | | | | | |
|----------------|---------------|-------------|--------------|------------|------|-------|-------|--------|-------|--------|---------|----------|----------|---------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 DC4 trum | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DC4, type | RO, offset | 0x01C, res | 1 | JOFF | | | | | | | | I | | | |
| | EPHY0 | | EMAC0 | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| RCGC0 t | type R/W, of | fset Ox100 | reset 0x00 | 000040 | | | | 011011 | 01100 | 01 101 | OI IOL | 01100 | 01100 | GLIOB | OFTOA |
| 110000, 1 | ype iav, or | 1361 02 100 | , reset oxot | | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | MAXA | DCSPD | OANO | | HIB | | 1 00101 | WDT | | | ADO |
| SCGC0. t | ype R/W, of | fset 0x110. | reset 0x00 | 000040 | | | | | | | | 1 | | | |
| | , , | | | | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | MAXA | DCSPD | | | HIB | | | WDT | | | |
| DCGC0, t | ype R/W, of | fset 0x120 | reset 0x00 | 000040 | | | | | | | - | | | | |
| | | | | | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | MAXA | DCSPD | | | HIB | | | WDT | | | |
| RCGC1, t | type R/W, of | fset 0x104 | reset 0x00 | 000000 | | | | • | | | | | | | |
| | | | | | | | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| | | | | | | | QEI0 | | | | SSI0 | | | | UART0 |
| SCGC1, t | ype R/W, of | fset 0x114, | reset 0x00 | 000000 | | | | | | | | | | | |
| | | | | | | | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| | | | | | | | QEI0 | | | | SSI0 | | | | UART0 |
| DCGC1, t | ype R/W, of | fset 0x124 | reset 0x00 | 0000000 | | | | | | | | | | | |
| | | | | | | | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| | | | | | | | QEI0 | | | | SSI0 | | | | UART0 |
| RCGC2, t | type R/W, of | fset 0x108 | reset 0x00 | 000000 | | | | | | | | | | | |
| | EPHY0 | | EMAC0 | | | | | | | | | | | | |
| | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| SCGC2, t | ype R/W, of | fset 0x118, | 1 | 000000 | | | | | | | | | | | |
| | EPHY0 | | EMAC0 | | | | | OBIOLI | ODIOO | ODIOE | 00105 | ODIOD | ODIOO | ODIOD | ODIOA |
| 20000 | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| DCGC2, t | type R/W, of | tset UX128 | 1 | 1000000 | | | | | | | | I | | | |
| | EPHY0 | | EMAC0 | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| SBCB0 + | uno D/M of | Foot Ov040 | roact Ov00 | 000000 | | | | GFIOH | GFIOG | GFIOF | GFIOE | GFIOD | GFIOC | GFIOB | GFIOA |
| SKCKU, I | ype R/W, of | iset uxu4u, | reset uxuu | 000000 | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | | | CANO | | HIB | | FVVIVI | WDT | | | ADC |
| SPCP1 + | ype R/W, of | Feat Ov044 | rosot Ov00 | 000000 | | | | | TIID | | | 1101 | | | |
| ORORI, t | ype raw, on | 301 02044, | 16361 0200 | | | | COMP0 | | | | | TIMER3 | TIMER2 | TIMER1 | TIMER0 |
| | | | | | | | QEI0 | | | | SSI0 | TIVILITO | THVILITE | THVILIT | UART0 |
| SRCR2. t | ype R/W, of | set 0x048 | reset 0x00 | 000000 | | | | | | | | | | | |
| 0.10.12, 1 | EPHY0 | | EMAC0 | | | | | | | | | | | | |
| | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Hibern | ation Mo | dule | | | | | | | | | | | | | |
| | 400F.C000 | | | | | | | | | | | | | | |
| HIBRTCC | type RO, c | offset 0x00 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | , | | | | | | RT | cc | | | | | | | |
| | | | | | | | RT | CC | | | | | | | |
| HIBRTCN | //0, type R/W | , offset 0x | 004, reset (|)xFFFF.FFI | F | | | | | | | | | | |
| | | | | | | | RT | СМ0 | | | | | | | |
| | | | | | | | RT | СМ0 | | | | | | | |
| HIBRTCN | /11, type R/W | , offset 0x | 008, reset (|)xFFFF.FF | F | | | | | | | | | | |
| | | | | | | | RT | CM1 | | | | | | | |
| | | | | | | | RT | CM1 | | | | | | | |
| HIBRTCL | D, type R/W | , offset 0x | 00C, reset (|)xFFFF.FF | FF | | | | | | | | | | |
| | | | | | | | RT | CLD | | | | | | | |
| | | | | | | | RT | CLD | | | | | | | |

| 0.4 | 00 | 00 | 00 | 07 | 00 | 05 | 0.4 | 1 00 | 00 | 04 | 00 | 40 | 40 | 47 | 40 |
|-------------|----------------|-------------|--------------|--------------|----------|---------|---------|-----------|---------|----------|---------|---------|--------|---------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 4 | 19 3 | 18 | 17 | 16 |
| | | |), reset 0x0 | | 10 | | | 1 ' | | | | | | | |
| 1112012, () | , po 1011, o | 1001 02010 | , 10001 020 | | | | | | | | | | | | |
| | | | | | | | | VABORT | CLK32EN | LOWBATEN | PINWEN | RTCWEN | CLKSEL | HIBREQ | RTCEN |
| HIBIM. tvp | e R/W. offs | et 0x014. | reset 0x000 | 0.0000 | | | | | | _ | | | | | |
| , .,, | | , | | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBRIS, tv | pe RO. offs | set 0x018. | reset 0x000 | 00.0000 | | | | | | | | | | | |
| -,, | , , , | , | | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBMIS, ty | pe RO, off | set 0x01C, | reset 0x00 | 00.0000 | | | | | | | | | 1 | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBIC, typ | e R/W1C, c | ffset 0x02 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | EXTW | LOWBAT | RTCALT1 | RTCALTO |
| HIBRTCT, | type R/W, | offset 0x02 | 24, reset 0x | 0000.7FFF | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Т | RIM | | | | | | | |
| HIBDATA, | type R/W, | offset 0x03 | 30-0x12C, r | eset 0x0000 | 0.0000 | | | | | | | | | | |
| | | | | | | | F | RTD | | | | | | | |
| | | | | | | | F | RTD | | | | | | | |
| Internal | Memory | , | | | | | | | | | | | | | |
| Flash C | | | | | | | | | | | | | | | |
| | 00F.D000 | | | | | | | | | | | | | | |
| FMA, type | R/W. offse | t 0x000. re | set 0x0000 | .0000 | | | | | | | | | | | |
| , ., ,, | , | | | | | | | | | | | | | OFF | SET |
| | | | | | | | OF | I FSET | | | | | | | |
| FMD, type | R/W, offse | t 0x004, re | set 0x0000 | .0000 | | | | | | | | | | | |
| | · · | · · · | | | | | D | ATA | | | | | | | |
| | | | | | | | | ATA | | | | | | | |
| FMC, type | R/W, offse | t 0x008, re | set 0x0000 | .0000 | | | | | | | | | | | |
| | | | | | | | WF | RKEY | | | | | | | |
| | | | | | | | | | | | | COMT | MERASE | ERASE | WRITE |
| FCRIS, typ | oe RO, offs | et 0x00C, i | reset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PRIS | ARIS |
| FCIM, type | R/W, offse | et 0x010, r | eset 0x0000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PMASK | AMASK |
| FCMISC, t | ype R/W1C | , offset 0x | 014, reset (| 0x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PMISC | AMISC |
| Internal | Memor | , | | | | | | | | | | | | | |
| | Control | | | | | | | | | | | | | | |
| _ | 00F.E000 | | | | | | | | | | | | | | |
| | | | 0, reset 0x3 | 31 | | | | | | | | | | | |
| JOLDINE, I | ., po 1011, C | | , 1000t UA | | | | | | | | | | | | |
| | | | | | | | | | | | 119 | EC | | | |
| EMPPEO 4 | type P/M a | ffeet Nv12 | 0 and 0v20 | 0, reset 0xF | FFF FEE | | | | | | - 03 | | | | |
| . m. KLU, I | ., pe 10/44, C | | o and UAZU | U, 16361 UAF | | | READ | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| | | | | | | | KEAU_ | LINADLE | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---|---|--|--------------------------------------|--------------|----------|----|-------|------------------|----|----|----|-----|----|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FMPPE0, | type R/W, o | ffset 0x13 | 4 and 0x400 |), reset 0x1 | FFF.FFFF | | | | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| | | | | | | | PRUG_ | ENABLE | | | | | | | |
| | 3G, type R/V | V, offset 0 | x1D0, reset | 0xFFFF.FF | FE | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | DD04 | |
| | | | | | | DA | ATA | | | | | | | DBG1 | DBG0 |
| | EG0, type R | W, offset (| 0x1E0, rese | t 0xFFFF.F | FFF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | , d | ATA | | | | | | | |
| | EG1, type R | w, offset (| JX1E4, rese | UXFFFF.F | FFF | | | D.171 | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | , d | ATA | | | | | | | |
| FMPRE1, | type R/W, o | offset UX20 | 4, reset uxF | +++.+++ | | | 5545 | ENIADI E | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| EMPDES | tune BAM - | ffeet numa | Q road for | | | | KEAU_ | ENABLE | | | | | | | |
| i wirkez, | type R/W, c | miset uxzu | o, reset UXF | . rr.rrtt | | | DEAD | ENIADIE | | | | | | | |
| | | | | | | | | ENABLE ENABLE | | | | | | | |
| FMDDE? | type R/W, c | ffeet nyan | C recet five | :FFF FEE= | | | NLAU_ | LINAULL | | | | | | | |
| . mrke), | ype my, c | | o, reset uxr | | | | READ | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPPF1. | type R/W, o | ffset 0x40 | 4. reset 0xF | FEEFFEF | | | | | | | | | | | |
| | ., po, o | | 1,1000107. | | | | PROG | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPPE2. | type R/W, o | ffset 0x40 | 8. reset 0xF | FFF.FFFF | | | | · | | | | | | | |
| | •• | | <u>'</u> | | | | PROG | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPPE3, | type R/W, o | ffset 0x40 | C, reset 0xF | FFF.FFFF | | | | | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| GPIO PO GPIO PO GPIO PO GPIO PO GPIO PO GPIO PO GPIO PO | al-Purpos ort A base: ort B base: ort C base: ort D base: ort E base: ort F base: ort G base: ort H base: | 0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 0x4002.5 0x4002.6 | .000 .000 .000 .000 .000 | (GPIOs) | | | | | | | | | | | |
| GPIODAT | A, type R/W | , offset 0x | 000, reset 0 | x0000.000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | D/ | ATA | | | |
| GPIODIR, | , type R/W, o | offset 0x40 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | D | IR | | | |
| GPIOIS, t | ype R/W, of | fset 0x404 | , reset 0x00 | 00.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | S | | | |
| GPIOIBE, | type R/W, o | offset 0x40 | 8, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | IE | BE | | | |
| GPIOIEV, | type R/W, o | ffset 0x40 | C, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | IE | ΞV | | | |

| 15 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--|-----------|---|--------------|--------------|-------------|------|----|----|-----|----|----|------|----------|----|----|----|
| GPIORIS, type RQ, offset 0x414, reset 0x0000,0000 RIS GPIORIS, type RQ, offset 0x414, reset 0x0000,0000 GPIORIS, type RQ, offset 0x416, reset 0x0000,0000 IC GPIORIS, type RW, offset 0x410, reset 0x0000,0000 IC GPIORISEL, type RW, offset 0x400, reset 0x0000,0000 GPIORISEL, type RW, offset 0x500, reset 0x0000,0000 DRV2 GPIORISE, type RW, offset 0x500, reset 0x0000,0000 DRV3 GPIORISE, type RW, offset 0x500, reset 0x0000,0000 GPIORISE, type RW, offset 0x500, reset 0x0000,0000 GPIORISE, type RW, offset 0x500, reset 0x0000,0000 GPIORISE, type RW, offset 0x501, reset 0x0000,0000 GPIORISE, type RW, offset 0x510, reset 0x0000,000000 GPIORISE, type RW, offset 0x510, reset 0x0000,0000 GPIORISE, type RW, offset 0x510, reset 0x0000 | | | | | | | | | | | | | | | | 0 |
| ### Common Commo | GPIOIM, t | ype R/W, of | fset 0x410 |), reset 0x0 | 000.000 | 1 | | | | | | | | | | |
| ### Common Commo | | | | | | | | | | | | | | | | |
| GPIONIS, type RO, offset 0x418, reset 0x0000.0000 MIS GPIONIS, type W1C, offset 0x416, reset 0x0000.0000 GPIONA SEL, type RW, offset 0x410, reset 0x0000.0000 AFSEL GPIONA SEL, type RW, offset 0x420, reset 0x0000.000F GPIONA SEL, type RW, offset 0x504, reset 0x0000.000F GPIONA SEL, type RW, offset 0x504, reset 0x0000.0000 DRV2 GPIONA R, type RW, offset 0x504, reset 0x0000.0000 DRV4 GPIONA R, type RW, offset 0x506, reset 0x0000.0000 DRV6 GPIONA R, type RW, offset 0x506, reset 0x0000.0000 GPIONA R, type RW, offset 0x514, reset 0x0000.0000 | | | | | | | | | | | | ı | ME | | | |
| ### Committed Co | GPIORIS, | type RO, o | ffset 0x41 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| GPIONIS, type R/O, offset 0x416, reset 0x0000.0000 MIS GPIOLER, type W1C, offset 0x416, reset 0x0000.0000 GPIOAFSEL, type R/W, offset 0x420, reset - GPIODRAR, type R/W, offset 0x500, reset 0x0000.0000 GPIOARR, type R/W, offset 0x500, reset 0x0000.0000 GPIOARR, type R/W, offset 0x504, reset 0x0000.0000 GPIOARR, type R/W, offset 0x504, reset 0x0000.0000 GPIOARR, type R/W, offset 0x506, reset 0x0000.0000 GPIOARR, type R/W, offset 0x506, reset 0x0000.0000 GPIOARR, type R/W, offset 0x506, reset 0x0000.0000 GPIOARR, type R/W, offset 0x510, reset 0x0000.0000 GPIOARR, type R/W, of | | | | | | | | | | | | | | | | |
| GPIOLER, type RIW, offset 0x410, reset 0x0000,0000 GPIORAFSEL, type RIW, offset 0x420, reset - APSEL GPIODRAR, type RIW, offset 0x500, reset 0x0000,000F DRV2 GPIODRAR, type RIW, offset 0x504, reset 0x0000,000F GPIODRAR, type RIW, offset 0x504, reset 0x0000,0000 DRV4 GPIODRAR, type RIW, offset 0x506, reset 0x0000,0000 GPIODRAR, type RIW, offset 0x506, reset 0x0000,0000 DRV6 GPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 GPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 DRV6 GPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 FDE GPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 CGPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 FDE GPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 CGPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 FDE GPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 CGPIODRAR, type RIW, offset 0x510, reset 0x0000,0000 CGPIOCR, type RIW, offset 0x520, reset 0x0000,00001 CCR GPIOCR, type RIW, offset 0x520, reset 0x0000,00000 0 GPIOCR, type RIW, offset 0x520, reset 0x0000,0000000000000000000000000000000 | | | | | | | | | | | | F | RIS | | | |
| GPIODER, type RNW, offset 0x420, reset 0x0000.0000 GPIODER, type RNW, offset 0x420, reset 0x0000.00FF AFSEL GPIODER, type RNW, offset 0x504, reset 0x0000.00FF DRV2 GPIODER, type RNW, offset 0x504, reset 0x0000.0000 DRV4 GPIODER, type RNW, offset 0x508, reset 0x0000.0000 GPIOPUR, type RNW, offset 0x508, reset 0x0000.0000 GPIOPUR, type RNW, offset 0x514, reset 0x0000.0000 GPIOPUR, type RNW, offset 0x514, reset 0x0000.0000 GPIOPER, type RNW, offset 0x514, reset 0x0000.0000 GPIOPER, type RNW, offset 0x518, reset 0x0000.0000 | GPIOMIS, | type RO, o | ffset 0x41 | 8, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| GPIODER, type RNW, offset 0x420, reset 0x0000.0000 GPIODER, type RNW, offset 0x420, reset 0x0000.00FF AFSEL GPIODER, type RNW, offset 0x504, reset 0x0000.00FF DRV2 GPIODER, type RNW, offset 0x504, reset 0x0000.0000 DRV4 GPIODER, type RNW, offset 0x508, reset 0x0000.0000 GPIOPUR, type RNW, offset 0x508, reset 0x0000.0000 GPIOPUR, type RNW, offset 0x514, reset 0x0000.0000 GPIOPUR, type RNW, offset 0x514, reset 0x0000.0000 GPIOPER, type RNW, offset 0x514, reset 0x0000.0000 GPIOPER, type RNW, offset 0x518, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIODRZE, type R/W, offset 0x500, reset 0x0000,00F GPIODRZE, type R/W, offset 0x504, reset 0x0000,00F GPIODRZE, type R/W, offset 0x504, reset 0x0000,0000 DRVZ GPIODRZE, type R/W, offset 0x506, reset 0x0000,0000 GPIODRZE, type R/W, offset 0x507, reset 0x0000,0000 PUE GPIODRZE, type R/W, offset 0x514, reset 0x0000,0000 GPIODRZE, type R/W, offset 0x514, reset 0x0000,0000 GPIODRZE, type R/W, offset 0x516, reset 0x0000,0000 GPIOD | | | | | | | | | | | | ľ | ИIS | | | |
| GPIODER, type RIW, offset 0x500, reset 0x0000.000F DRV2 GPIODRAR, type RIW, offset 0x504, reset 0x0000.0000 DRV4 GPIODRAR, type RIW, offset 0x504, reset 0x0000.0000 DRV8 GPIODRAR, type RIW, offset 0x504, reset 0x0000.0000 DRV8 GPIODRAR, type RIW, offset 0x504, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x514, reset 0x0000.0000 PDE GPIODRAR, type RIW, offset 0x514, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x514, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x514, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x516, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x520, reset 0x0000.0001 CGR GPIODRAR, type RIW, offset 0x524, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x524, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x524, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x524, reset 0x0000.0000 GPIODRAR, type RIW, offset 0x524, reset 0x0000.0000 | GPIOICR, | type W1C, | offset 0x4 | IC, reset 0 | ×0000.0000 | | | | | | | | | | | |
| GPIODRIR, type RIW, offset 0x500, reset 0x0000.000F GPIODRIR, type RIW, offset 0x504, reset 0x0000.0000 DRV4 GPIODRIR, type RIW, offset 0x504, reset 0x0000.0000 DRV8 GPIODRIR, type RIW, offset 0x506, reset 0x0000.0000 DRV8 GPIODRIR, type RIW, offset 0x506, reset 0x0000.0000 DRV8 GPIODRIR, type RIW, offset 0x510, reset - PUE GPIOPDR, type RIW, offset 0x514, reset 0x0000.0000 PDE GPIODRIR, type RIW, offset 0x514, reset 0x0000.0000 GPIOSLR, type RIW, offset 0x514, reset 0x0000.0000 CGRIODEN, type RIW, offset 0x516, reset - DEN GRIOLOCK, type RIW, offset 0x520, reset 0x0000.0001 CGRIOCR, type RIW, offset 0x524, reset - GRIOCR, type -, offset 0x524, reset - GRIOCR, type -, offset 0x524, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIODR2R, type R/W, offset 0x500, reset 0x0000.00F GPIODR3R, type R/W, offset 0x504, reset 0x0000.0000 GRIODR3R, type R/W, offset 0x504, reset 0x0000.0000 GRIODR3R, type R/W, offset 0x505, reset 0x0000.0000 GRIODR4R, type R/W, offset 0x506, reset 0x0000.0000 GRIODR5R, type R/W, offset 0x5010, reset - GRIODR5R, type R/W, offset 0x510, reset - GRIODR5R, type R/W, offset 0x514, reset 0x0000.0000 GRIODR5R, type R/W, offset 0x514, reset 0x0000.0000 FDE GRIODR5R, type R/W, offset 0x514, reset 0x0000.0000 GRIODR5R, type R/W, offset 0x514, reset 0x0000.0000 GRIODR5R, type R/W, offset 0x514, reset 0x0000.0000 GRIODR5R, type R/W, offset 0x516, reset 0x0000.0000 | CDIOAES | El type P/ | M offeet (| 0v420 roso | | | | | | | | | 10 | | | |
| GPIODRZR, type R/W, offset 0x504, reset 0x0000.000F GPIODRAR, type R/W, offset 0x504, reset 0x0000.0000 GPIODRR, type R/W, offset 0x508, reset 0x0000.0000 GPIODRR, type R/W, offset 0x506, reset 0x0000.0000 GPIODRR, type R/W, offset 0x507, reset 0x0000.0000 GPIODRR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 GPIODRR, type R/W, offset 0x516, reset - GPIODRR, type R/W, offset 0x516, reset - GPIODRR, type R/W, offset 0x516, reset 0x0000.0000 GPIODRR, type R/W, offset 0x516, reset 0x0000.0000 GPIODRR, type R/W, offset 0x516, reset 0x0000.0000 GPIODRR, type R/W, offset 0x516, reset 0x0000.0001 LOCK LOCK GPIOPRIPHIDA, type R/P, offset 0x520, reset 0x0000.0000 PID4 GPIOPRIPHIDA, type R/P, offset 0x524, reset 0x0000.0000 PID4 GPIOPRIPHIDA, type R/P, offset 0x524, reset 0x0000.0000 | GFIOAFS | EL, type K/ | vv, onset u | 78420, 1656 | l - | | | | | | | | | | | |
| GPIODRZR, type R/W, offset 0x504, reset 0x0000.000F GPIODRAR, type R/W, offset 0x504, reset 0x0000.0000 GPIODRR, type R/W, offset 0x508, reset 0x0000.0000 GPIODRR, type R/W, offset 0x506, reset 0x0000.0000 GPIODRR, type R/W, offset 0x507, reset 0x0000.0000 GPIODRR, type R/W, offset 0x510, reset - GPIOPR, type R/W, offset 0x514, reset 0x0000.0000 GPIODRR, type R/W, offset 0x516, reset - GPIODRR, type R/W, offset 0x510, reset - GPIODRR, type R/W, offset 0x510, reset 0x0000.0000 GPIODRR, type R/W, offset 0x510, reset 0x0000.0001 LOCK LOCK GPIOPRIPHIDA, type RO, offset 0x510, reset 0x0000.0000 GPIOPRIPHIDA, type RO, offset 0x510, reset 0x0000.0000 PID4 GPIOPRIPHIDA, type RO, offset 0x510, reset 0x0000.0000 | | | | | | | | | | | | AF | SFI | | | |
| GPIODRAR, type R/W, offset 0x504, reset 0x0000.0000 GPIODRAR, type R/W, offset 0x508, reset 0x0000.0000 GPIODRAR, type R/W, offset 0x50C, reset 0x0000.0000 GPIODRAR, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x514, reset 0x0000.0000 GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 GPIODEN, type R/W, offset 0x516, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset 0x0000.0000 GPIODEN, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type R/W, offset 0x524, reset - | GPIODR2 | R, type R/M | /, offset 0x | (500, reset | 0x0000.00F | F | | | 1 | | | - 11 | | | | |
| GPIODRAR, type R/W, offset 0x504, reset 0x0000.0000 GPIODRR, type R/W, offset 0x508, reset 0x0000.0000 GPIODRR, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x510, reset - GPIOPUR, type R/W, offset 0x510, reset - GPIODRA, type R/W, offset 0x514, reset 0x0000.0000 GPIODRA, type R/W, offset 0x516, reset 0x0000.0000 GPIODRA, type R/W, offset 0x516, reset 0x0000.0000 GPIODRA, type R/W, offset 0x51C, reset - GPIODRA, type R/W, offset 0x51C, reset - GPIODRA, type R/W, offset 0x51C, reset 0x0000.0001 LOCK LOCK GPIORR, type R/W, offset 0x524, reset - GPIOPeriphiD4, type R/O, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphiD5, type R/O, offset 0xFD0, reset 0x0000.0000 | | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , | | | | | | | | | | | | |
| GPIODRR, type R/W, offset 0x508, reset 0x0000.0000 GPIODDR, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x510, reset - GPIOPUR, type R/W, offset 0x514, reset 0x0000.0000 GPIODEN, type R/W, offset 0x514, reset 0x0000.0000 GPIODEN, type R/W, offset 0x518, reset 0x0000.0000 GPIOLOCK, type R/W, offset 0x51C, reset - LOCK LOCK GPIOCR, type R/W, offset 0x524, reset 0x0000.0001 CR GPIOCR, type R/W, offset 0x524, reset 0x0000.0001 CR GPIOPERIPHID4, type R/W, offset 0x504, reset 0x0000.0000 | | | | | | | | | | | | D | RV2 | | | |
| GPIODRR, type R/W, offset 0x505, reset 0x0000.0000 GPIODR, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 GPIOSLR, type R/W, offset 0x514, reset 0x0000.0000 GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIOLOCK, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GRIOPeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 | GPIODR4 | R, type R/W | /, offset 0x | (504, reset | 0x0000.000 | 0 | | | | | | | | | | |
| GPIODR8R, type R/W, offset 0x506, reset 0x0000.0000 GPIODDR, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 GPIODER, type R/W, offset 0x514, reset 0x0000.0000 GPIODER, type R/W, offset 0x516, reset 0x0000.0000 GPIODER, type R/W, offset 0x516, reset 0x0000.0000 GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GRIOCR, type -, offset 0x524, reset - GRIOCPeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIODDR, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPDR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 GPIOSLR, type R/W, offset 0x514, reset 0x0000.0000 GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | 1 | | D | RV4 | | | |
| GPIODER, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x510, reset - GPIOPUR, type R/W, offset 0x514, reset 0x0000.0000 PDE GPIODEN, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - CR GPIOPeriphID4, type RO, offset 0xFD4, reset 0x0000.0000 | GPIODR8 | R, type R/W | /, offset 0x | (508, reset | 0x0000.000 | 0 | | | | | | | | | | |
| GPIODER, type R/W, offset 0x50C, reset 0x0000.0000 GPIOPUR, type R/W, offset 0x510, reset - GPIOPUR, type R/W, offset 0x510, reset - GPIOPUR, type R/W, offset 0x514, reset 0x0000.0000 PDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIOLOCK, type R/W, offset 0x51C, reset - LOCK LOCK GPIOCR, type -, offset 0x524, reset - CR GPIOPeriphID4, type RO, offset 0xFD4, reset 0x0000.0000 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIOPUR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 GPIOSLR, type R/W, offset 0x514, reset 0x0000.0000 GPIODEN, type R/W, offset 0x516, reset 0x0000.0000 SRL GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - CR GPIOPeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | ' | | D | RV8 | | | |
| GPIOPUR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 PDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 SRL GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOODR | R, type R/W, | offset 0x5 | 50C, reset 0 | 0x0000.0000 |) | | | | | | | | | | |
| GPIOPUR, type R/W, offset 0x510, reset - GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 PDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 SRL GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| PUE GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 FDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 SRL GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | C | DDE | | | |
| GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 PDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOPUR | type R/W, | offset 0x5 | 510, reset - | | | | | | | | | | | | |
| GPIOPDR, type R/W, offset 0x514, reset 0x0000.0000 PDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - DEN GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| PDE GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | F | PUE | | | |
| GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOPDR | , type R/W, | offset 0x5 | 514, reset 0 | x0000.0000 | | | | | | | | | | | |
| GPIOSLR, type R/W, offset 0x518, reset 0x0000.0000 GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | F | PDE | | | |
| GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOSLR | , type R/W, | offset 0x5 | 18, reset 0: | x0000.0000 | | | | 1 | | | | | | | |
| GPIODEN, type R/W, offset 0x51C, reset - GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000 | CDIODEN | t turns D/M | offeet Out | 10 | | | | | | | | | | | | |
| GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIODEN | i, type R/vv, | offset ux5 | o1C, reset - | | | | | 1 | | | | | | | |
| GPIOLOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | Г |) DEN | | | |
| LOCK LOCK GPIOCR, type -, offset 0x524, reset - CR GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOI OC | K type R/M | / offeet Ov | x520 reset | 0×0000 000 | 1 | | | 1 | | | | · _ I ¥ | | | |
| GPIOCR, type -, offset 0x524, reset - GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | SFIOLUC | n, type R/V | , Ullaet U | .J2U, 1858l | UAUUUU.UUU | • | | 10 | OCK | | | | | | | |
| GPIOCR, type -, offset 0x524, reset - CR GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | | | | |
| GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOCR. | type offse | et 0x524. r | eset - | | | | | | | | | | | | |
| GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | Join, | -,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | | |
| GPIOPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | | | | | | | | | | | | CR | | | |
| GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | GPIOPeri | phID4, type | RO, offse | t 0xFD0, re | set 0x0000. | 0000 | | | 1 | | | | | | | |
| GPIOPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 | | , , , , | | ., | | | | | | | | | | | | |
| | | | | | | | | | | | | Р | ID4 | | | |
| | GPIOPeri | phID5, type | RO, offse | t 0xFD4, re | set 0x0000. | 0000 | | | 1 | | | | | | | |
| DOS | | | | | | | | | | | | | | | | |
| PID5 | | | | | | | | | | | | Р | ID5 | | | |

| | 00 | | | | | 0.5 | | l 00 | | | | - 40 | 40 | 4- | 40 |
|------------|----------------------------|--------------|----------------|-------------|----------|---------|---------|----------|---------|---------|-------|---------|--------|---------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 | 19 3 | 18 | 17 1 | 16 0 |
| | phID6, type | | | | | 9 | 0 | ' | 0 | 3 | 4 | 3 | | | U |
| GFIOFEII | pilibe, type | KO, Olisei | UXFD6, Tes | Jet Uxuuuu. | .0000 | | | | | | | | | | |
| | | | | | | | | | | | PII | D6 | | | |
| GPIOPeris | phID7, type | RO offset | 0xFDC re | Set OxOOOO | 0000 | | | | | | | | | | |
| C. 101 C.1 | pinibr, type | 110, 011001 | CAL DO, 10 | | | | | | | | | | | | |
| | | | | | | | | | | | PII | D7 | | | |
| GPIOPeris | phID0, type | RO offset | OxFEO res | set OxOOOO | 0061 | | | | | | | | | | |
| 01 101 611 | риво, суре | 10, 011361 | OXI E0, 163 | | .0001 | | | | | | | | | | |
| | | | | | | | | | | | PII | D0 | | | |
| GPIOPerii | phID1, type | RO. offset | 0xFF4. res | set 0x0000 | 0000 | | | <u> </u> | | | | | | | |
| CC. G., | , ., ., po | , | - CAL = 1, 100 | | | | | | | | | | | | |
| | | | | | | | | | | | PII | D1 | | | |
| GPIOPerii | phID2, type | RO. offset | 0xFF8, res | set 0x0000 | 0018 | | | | | | | | | | |
| CC. G., | , ., ., po | , | - CAL 20, 100 | | | | | | | | | | | | |
| | | | | | | | | | | | PII | D2 | | | |
| GPIOPeri | phID3, type | RO. offset | 0xFEC. re: | set 0x0000 | .0001 | | | l | | | | | | | |
| | ,, ., po | -, 5501 | | | | | | | | | | | | | |
| | | | | | | | | | | | PII | D3 | | | |
| GPIOPCel | IIID0, type F | O. offset (| 0xFF0. rese | t 0x0000.0 | 00D | | | l | | | | | | | |
| | | , | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| GPIOPCel | IIID1, type F | RO. offset (| DxFF4. rese | t 0x0000.0 | 0F0 | | | l | | | | | | | |
| | , ,,,, | -, | , | | | | | | | | | | | | |
| | | | | | | | | | | | CI | L D1 | | | |
| GPIOPCel | IIID2, type F | O. offset (| DxFF8. rese | t 0x0000.0 | 005 | | | l | | | | | | | |
| | , ,,,, | -, | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | L D2 | | | |
| GPIOPCel | IIID3, type F | RO, offset (| DxFFC, rese | et 0x0000.0 | 00B1 | | | l——— | | | | | | | |
| | | | , | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| Genera | I-Purpos | e Timer | • | | | | | | | | | | | | |
| | ase: 0x400 | | • | | | | | | | | | | | | |
| | oase: 0x400 | | | | | | | | | | | | | | |
| | oase: 0x400 oase: 0x400 | | | | | | | | | | | | | | |
| GPTMCFC | G, type R/W | offset 0x0 | 000, reset 0 | ×0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | GPTMCFG |) } |
| GPTMTAN | MR, type R/\ | V, offset 0 | x004, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | - | | | | | | | | | | | | | |
| | | | | | | | | | | | | TAAMS | TACMR | TA | MR |
| GPTMTBN | MR, type R/\ | N, offset 0 | x008, reset | 0x0000.00 | 000 | | | | | | | | 1 | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TBAMS | TBCMR | ТВ | MR |
| GPTMCTL | L, type R/W, | offset 0x0 | 0C, reset 0 | x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | TBPWML | TBOTE | | TBE' | VENT | TBSTALL | TBEN | | TAPWML | TAOTE | RTCEN | TAE | VENT | TASTALL | TAEN |
| GPTMIMR | R, type R/W, | offset 0x0 | 18, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | CBEIM | СВМІМ | TBTOIM | | | | | RTCIM | CAEIM | CAMIM | TATOIM |
| GPTMRIS | s, type RO, c | ffset 0x01 | C, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | CBERIS | CBMRIS | TBTORIS | | | | | RTCRIS | CAERIS | CAMRIS | TATORIS |
| | | | | | | | _ | | | | | | | | |

| <u> </u> | | | | | | | | T | | | | T | | | |
|-------------|-------------|--------------|----------------|------------|--------------|------------|------------|------------|------------|----|-----|-----------|------------|--------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPTMMIS, | type RO, o | offset 0x02 | 20, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | CBEMIS | CBMMIS | TBTOMIS | | | | | RTCMIS | CAEMIS | CAMMIS | TATOMIS |
| GPTMICR, | type W1C, | offset 0x | 024, reset 0: | x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | CBECINT | CBMCINT | TRTOCINT | | | | | RTCCINT | CAECINT | CAMCINT | TATOCINI |
| CDTMTAIL | D. 6.ma D/ | N -ff40 | x028, reset | 00000 5 | | | | FF (22 bit | d-\ | | | 111001111 | O/ (LOIIV) | OF WHO II VI | 17 (100)11 |
| GPTWIAIL | .K, type K/ | w, onset u | xuzo, reset | UXUUUU.F | FFF (16-DIL | node) and | | • | mode) | | | | | | |
| | | | | | | | | LRH | | | | | | | |
| | | | | | | | TAI | LRL | | | | | | | |
| GPTMTBIL | R, type R/ | W, offset 0 | x02C, reset | 0x0000.F | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TBI | LRL | | | | | | | |
| GPTMTAM | IATCHR, ty | pe R/W, of | fset 0x030, | reset 0x0 | 000.FFFF (1 | 6-bit mode |) and 0xFF | FF.FFFF (3 | 2-bit mode |) | | | | | |
| | | | | | | | | MRH | | | | | | | |
| | | | | | | | | MRL | | | | | | | |
| CDTMTDM | IATCHD 4. | ne P/M ~ | ffset 0x034, | rosot Ovo | 000 FEEE | | ., ., | | | | | | | | |
| OF THE DIVI | iai onk, ty | Pe 14/11, 01 | 11361 UXU34, | . eset uxu | VVV.FFFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TBI | MRL | | | | | | | |
| GPTMTAP | R, type R/V | V, offset 0 | x038, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TA | PSR | | | |
| GPTMTBP | R, type R/V | V, offset 0 | x03C, reset | 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TB | I PSR | | | |
| CDTMTAD | MD type D | /M offoot | 0×040 #000 | + 0~0000 | 0000 | | | | | | | | | | |
| GFIWIAF | wik, type k | /w, onset | 0x040, rese | i uxuuuu. | 0000 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | IAP | SMR | | | |
| GPTMTBP | MR, type R | /W, offset | 0x044, rese | et 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TBF | SMR | | | |
| GPTMTAR. | , type RO, | offset 0x0 | 48, reset 0x | 0000.FFF | F (16-bit mo | de) and 0x | FFFF.FFFF | (32-bit mo | de) | | | | | | |
| | | | | | | | TA | RH | | | | | | | |
| | | | | | | | TA | \RL | | | | | | | |
| GPTMTBR | tyne RO | offset OxO | 4C, reset 0x | 0000 FFF | F | | | | | | | | | | |
| OI IMITEIX | , type ito, | OHOUL OAG | 10, 10001 02 | | • | | | | | | | | | | |
| | | | | | | | TO | | | | | | | | |
| | | | | | | | 16 | BRL | | | | | | | |
| Watchde | | r | | | | | | | | | | | | | |
| Base 0x4 | 000.000 | | | | | | | | | | | | | | |
| WDTLOAD | , type R/W | , offset 0x | 000, reset 0 | xFFFF.FF | FF | | | | | | | | | | |
| | | | | | | | WDT | Load | | | | | | | |
| | | | | | | | WDT | Load | | | | | | | |
| WDTVALU | E, type RO | , offset 0x | 004, reset 0 | xFFFF.FF | FF | | | | | | | | | | |
| | | | , | | | | WDT | Value | | | | | | | |
| | | | | | | | | Value | | | | | | | |
| WDTCT | 6.ma D.M. | | NO was - 4 O C | 2000 2002 | | | 4401 | ·uiuc | | | | | | | |
| WDICIL, 1 | type K/W, c | onset ux00 | 08, reset 0x0 | .000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | RESEN | INTEN |
| WDTICR, t | ype WO, of | ffset 0x00 | C, reset - | | | | | | | | | | | | |
| | | | | | | | WDT | IntClr | | | | | | | |
| | | | | | | | WDT | IntClr | | | | | | | |
| WDTRIS. to | ype RO. of | fset 0x010 | , reset 0x00 | 000.000 | | | | | | | | | | | |
| , (| ., , | | , | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | WDTDIO |
| | | | | | | | | | | | | | | | WDTRIS |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------|---|--------------|---|---|---|----|-------|-------|----|----|----|----------|-------------|-------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ype RO, of | | | | | | | | | | | | | | |
| | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | WDTMIS |
| WDTTEST. | type R/W, | offset 0x4 | 18. reset 0x | c0000.0000 | | | | | | | | | | | |
| | , ., po , | | 10,1000101 | | | | | | | | | | | | |
| | | | | | | | STALL | | | | | | | | |
| WDTI OCK | (, type R/W, | offset 0x | COO. reset (| 0×0000 0000 | n | | 7 | | | | | | | | |
| | ., суро | , 0001 0 | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | WD- | ΓLock | | | | | | | |
| | | | | | | | | FLock | | | | | | | |
| WDTPerinl | hID4, type I | PO offeat | OvEDO res | et Ovonon (| 2000 | | *** | LOOK | | | | | | | |
| VVD II elipi | IIID4, type i | 10, 011361 | UXI DU, 163 | 0.0000.0 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | |
| | | | | | | | | | | | P | D4 | | | |
| WDTPorini | hID5, type I | PO offect | OvED4 ros | ot 0×0000 (| 2000 | | | | | | • | | | | |
| WDIFERID | ilibə, type i | KO, Oliset | UXFD4, IES | et uxuuuu.t | ,000 | | | | | | | | | | |
| | | | | | | | | | | | D | D5 | | | |
| MDTD | LIDO 6 I | DO -#4 | 0::FD0 :: | -4.00000.6 | 2000 | | | | | | - | 100 | | | |
| WDIPeripi | hID6, type I | RO, offset | UXFD8, res | et uxuuuu.t | 1000 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | A === | | | | | | | | Р | D6 | | | |
| WDTPeripl | hID7, type I | RO, offset | 0xFDC, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Р | D7 | | | |
| WDTPeripl | hID0, type I | RO, offset | 0xFE0, res | et 0x0000.0 | 0005 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Р | ID0 | | | |
| WDTPeripl | hID1, type I | RO, offset | 0xFE4, res | et 0x0000.0 | 018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Р | D1 | | | |
| WDTPeripl | hID2, type I | RO, offset | 0xFE8, res | et 0x0000.0 | 018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Р | D2 | | | |
| WDTPeripl | hID3, type I | RO, offset | 0xFEC, res | et 0x0000.0 | 0001 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Р | ID3 | | | |
| WDTPCelli | ID0, type R | O. offset 0 | xFF0. reset | t 0x0000.00 | 0D | | | | | | | | | | |
| | | <u> </u> | , | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID0 | | | |
| WDTPCelli | ID1, type R | O offset 0 | yFF4 reset | t 0×0000 00 | FO | | | | | | | | | | |
| | , ., po | -, | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | . • | | | | | | | | | | |
| | | | | | | | | | | | C | I ID1 | | | |
| WDTDCall | ID2, type R | O offeet 0 | VEES room | . 0~0000 00 | ne . | | | L | | | | | | | |
| WDTFCeill | IDZ, type K | O, onset o | XFF0, Tese | L UXUUUU.UU | 105 | | | 1 | | | | | | | |
| | | | | | | | | | | | | ID2 | | | |
| | | | | | | | | | | | | ID2 | | | |
| WDTPCelli | ID3, type R | O, offset 0 | xFFC, rese | t 0x0000.00 |)B1 | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID3 | | | |
| | to-Digita 003.8000 | al Conve | erter (AD | C) | | | | | | | | | | | |
| | S, type R/W | V, offset 0x | (000, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | ASEN3 | ASEN2 | ASEN1 | ASEN0 |
| ADCRIS, ty | ype RO, off | set 0x004, | reset 0x00 | 00.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | INR3 | INR2 | INR1 | INR0 |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|----------------|--------------|--------------|-------------|-------|--------------|----------|------------|------------|--------------|----------|------------|------------|--------------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCIM, ty | ype R/W, off | set 0x008, | reset 0x00 | 000.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | MASK3 | MASK2 | MASK1 | MASK0 |
| ADCISC, | type R/W1C | , offset 0x | 00C, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | IN3 | IN2 | IN1 | IN0 |
| ADCOST | AT, type R/W | /1C, offset | 0x010, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | OV3 | OV2 | OV1 | OV0 |
| ADCEMU | X, type R/W | , offset 0x | 014, reset (| 0x0000.000 | 0 | | | | | | | _ | | | |
| | | | | | | | | | | | | | | | |
| | EN | 13 | | | E | M2 | | | E | M1 | | | El | M0 | |
| ADCUST | AT, type R/W | /1C, offset | 0x018, res | et 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | UV3 | UV2 | UV1 | UV0 |
| ADCSSPI | RI, type R/W | , offset 0x | 020, reset | 0x0000.321 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | S3 | | | S | S2 | | | S | S1 | | | S | S0 |
| ADCPSSI | l, type WO, o | offset 0x02 | 28, reset - | | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | SS3 | SS2 | SS1 | SS0 |
| ADCSAC | , type R/W, o | offset 0x03 | 30, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | AVG | |
| ADCSSM | UX0, type R | | 0x040, res | et 0x0000.0 | 000 | | | | | | | | l | | |
| | | MUX7 | | | | MUX6 | | | | MUX5 | | | | MUX4 | |
| | | MUX3 | | | | MUX2 | | | | MUX1 | | | | MUX0 | |
| | TL0, type R/ | | | | | ENDO | DO | TO5 | ırr | ENDE | DE | T04 | 154 | END4 | D4 |
| TS7 | IE7 | END7 END3 | D7 D3 | TS6 TS2 | IE6 | END6 END2 | D6 D2 | TS5 TS1 | IE5 IE1 | END5 END1 | D5 D1 | TS4 TS0 | IE4 IE0 | END4 END0 | D4 D0 |
| | FO0, type R | | | 1 | | LINDZ | DZ | 131 | ILI | LINDT | Di | 130 | ILO | LINDO | Do |
| ADCSSFI | rou, type K | O, onset t | JXU46, 1656 | | J00 | | | | | | | | | | |
| | | | | | | | | | | D | ATA | | | | |
| ADCSSEI | FO1, type R | O offeet (| 1v068 rese | t 0×0000 0 | 200 | | | | | | | | | | |
| ADOUGH | i O i, type it | o, onser (| 7,000, 1636 | | | | | | | | | | | | |
| | | | | | | | | | | D/ | ATA | | | | |
| ADCSSFI | FO2, type R | O. offset (| 0x088. rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | 7.31 | | | | | | | | | | | | | | |
| | | | | | | | | | | D/ | ATA | | | | |
| ADCSSFI | FO3, type R | O, offset (| 0x0A8, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | D/ | ATA | 1 | | | |
| ADCSSF | STAT0, type | RO, offse | t 0x04C, re | set 0x0000 | .0100 | _ | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TP | TR | |
| ADCSSF | STAT1, type | RO, offse | t 0x06C, re | set 0x0000 | .0100 | | - | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TP | TR | |
| ADCSSF | STAT2, type | RO, offse | t 0x08C, re | set 0x0000 | .0100 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TP | TR | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|--------------|--------------|--------------|---------------|------------|----------|-----------|----------|------|------|------|----------|-------|-------|-----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCSSFS | STAT3, type | RO, offset | 0x0AC, re | set 0x0000. | 0100 | | | I | | | | 1 | | | |
| | | | FULL | | | | EMPTY | | HE | TR | | | Т | PTR | |
| ADCSSM | UX1, type R | O. offset 0 | | t 0x0000.00 | 00 | | LIVII I I | <u> </u> | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | MUX3 | | | | MUX2 | | | | MUX1 | | | | MUX0 | |
| ADCSSM | UX2, type R | O, offset 0 | x080, reset | t 0x0000.00 | 00 | | | ı | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | MUX3 | | | | MUX2 | | | | MUX1 | | | | MUX0 | |
| ADCSSC | ΓL1, type R | O, offset 0 | x064, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| ADCSSC | ΓL2, type R | U, offset 0: | kU84, reset | UXU000.000 | U | | | | | | | | | | |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| | UX3, type R | | | | | LINDE | 52 | 1 .51 | 11-1 | | 51 | 1 .50 | 120 | L.100 | |
| | , ., po 1 | ., | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | MUX0 | |
| ADCSSC | ΓL3, type R | /W, offset 0 | x0A4, rese | t 0x0000.00 | 002 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TS0 | IE0 | END0 | D0 |
| ADCTMLE | B, type RO, | offset 0x1 | 00, reset 0x | k0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | C | TV | | CONT | DIFF | TS | | MUX | |
| ADCIML | B, type WO, | offset UX1 | 00, reset 0 | X0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | LB |
| Univers | sal Asyn | chronou | is Pacai | vore/Trai | nemitta | re (IIAD | Te\ | | | | | | | | |
| | pase: 0x40 | | 13 110001 | vers/ mai | 1011111101 | 3 (07.11 | .5, | | | | | | | | |
| UARTDR, | type R/W, | offset 0x00 | 0, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | OE | BE | PE | FE | | | | DA | ATA | | | |
| UARTRSF | R/UARTECF | R, type RO, | offset 0x0 | 04, reset 0x | 0000.0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | OE | BE | PE | FE |
| UAKIKSI | R/UARTECF | t, type wo | , onset uxu | 004, reset 03 | KUUUU.UUU | , | | | | | | | | | |
| | | | | | | | | | | | DA | I ATA | | | |
| UARTFR, | type RO, o | ffset 0x018 | , reset 0x0 | 000.0090 | | | | <u> </u> | | | | | | | |
| · | | | | | | | | | | | | | | | |
| | | | | | | | | TXFE | RXFF | TXFF | RXFE | BUSY | | | |
| UARTILP | R, type R/W | , offset 0x | 020, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | ILPE | VSR | | | |
| UARTIBR | D, type R/W | /, offset 0x | 024, reset (| 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | ••• | | | | DIV | 'INT | | | | | | | |
| UARTFBF | RD, type R/\ | v, offset 0 | (U28, reset | UXU000.000 | U | | | | | | | | | | |
| | | | | | | | | | | | | חועיי | RAC | | |
| UARTI CE | RH, type R/\ | N. offset N | (02C. reset | 0x0000 000 | 00 | | | | | | | ואוט | 11/10 | | |
| CARTEO | , ., pe 101 | ., 5.1361 0/ | , 16361 | | | | | | | | | | | | |
| | | | | | | | | SPS | WL | .EN | FEN | STP2 | EPS | PEN | BRK |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|---------------|-----------------|--------------|------------|--------|---------|---------|----------|---------|----------|----------|----------|-------|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JARTCTI | , type R/W, | offset 0x0 | 30, reset 0 | x0000.0300 | D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | RXE | TXE | LBE | | | | | SIRLP | SIREN | UARTEN |
| UARTIFL | S, type R/W | offset 0x0 |)34, reset 0 | x0000.001 | 2 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | RXIFLSEL | - | | TXIFLSEL | |
| UARTIM, | type R/W, o | ffset 0x03 | 3, reset 0x0 | 0000.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | OEIM | BEIM | PEIM | FEIM | RTIM | TXIM | RXIM | | | | |
| UARTRIS | , type RO, c | offset 0x03 | C, reset 0x | 0000.000F | | | | | | | | 1 | | | |
| | | | | | OFFIC | DEDIC | DEDIC | FEDIC | DTDIC | TVDIC | DVDIC | | | | |
| | | | | | OERIS | BERIS | PERIS | FERIS | RTRIS | TXRIS | RXRIS | | | | |
| UAKIMIS | i, type RO, o | offset uxu4 | u, reset ux | 1 | | | | I | | | | | | | |
| | | | | | OEMIS | BEMIS | PEMIS | FEMIS | RTMIS | TXMIS | RXMIS | | | | |
| IIADTICO | t, type W1C, | offect O | MA reset 2 | ×0000 000 | | DLIVIIO | FLIVIIO | I LIVIIS | KIIVIIO | I AIVIIO | INAIVIIO | | | | |
| OARTICK | , type wrtc, | JIISEL UXL | , reset u | | | | | | | | | | | | |
| | | | | | OEIC | BEIC | PEIC | FEIC | RTIC | TXIC | RXIC | | | | |
| ΠΔRTPer | iphID4, type | RO offse | t 0xFD0_re | set OxOOO | | BLIO | 1 210 | 1 2.0 | 1110 | 17410 | 1040 | | | | |
| OAIXII 61 | іріпьч, сурс | 110, 01130 | t oxi bo, ie | | 0.0000 | | | | | | | | | | |
| | | | | | | | | | | | PI | I ID4 | | | |
| UARTPer | iphID5, type | RO. offse | t 0xFD4. re | set 0x000 | 0.0000 | | | | | | | | | | |
| | | , 110, 01100 | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | I D5 | | | |
| UARTPer | iphID6, type | RO. offse | t 0xFD8. re | set 0x000 | 0.0000 | | | l | | | | | | | |
| | | , , , , , , , , | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | I ID6 | | | |
| UARTPer | iphID7, type | RO, offse | t 0xFDC, re | eset 0x000 | 0.0000 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D7 | | | |
| UARTPer | iphID0, type | RO, offse | t 0xFE0, re | set 0x0000 | 0.0011 | - | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| UARTPer | iphID1, type | RO, offse | t 0xFE4, re | set 0x0000 | 0.0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Pl | D1 | | | |
| UARTPer | iphID2, type | RO, offse | t 0xFE8, re | set 0x0000 | 0.0018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |
| UARTPer | iphID3, type | RO, offse | t 0xFEC, re | eset 0x000 | 0.0001 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D3 | | | |
| UARTPC | ellID0, type | RO, offset | 0xFF0, res | et 0x0000. | 000D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID0 | | | |
| UARTPC | ellID1, type | RO, offset | 0xFF4, res | et 0x0000. | 00F0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID1 | | | |
| UARTPC | ellID2, type | RO, offset | 0xFF8, res | et 0x0000. | 0005 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID2 | | | |

| | | | | | | | | | | | | 1 | | | |
|--------------|--------------|--------------|--------------|-------------|------|----|----|------|-----|----|-----|----------|---------|---------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UARTPCEI | IID3, type i | RO, offset | 0xFFC, res | et uxuuuu. | 00B1 | | | | | | | | | | |
| | | | | | | | | | | | | ID3 | | | |
| | | | | | | | | | | | C | ID3 | | | |
| | | | erface (S | SI) | | | | | | | | | | | |
| | e: 0x4000. | | | | | | | | | | | | | | |
| SSICR0, ty | pe R/W, of | fset 0x000 | , reset 0x00 | 100.0000 | | | | | | | | | | | |
| | | | 00 | | | | | OPLI | 000 | | DE | | | 20 | |
| 201001 | | | SC | | | | | SPH | SPO | F | RF | | | SS | |
| SSICR1, ty | pe R/W, of | rset uxuu4 | , reset 0x00 | 100.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | 000 | MO | 005 | LDM |
| 20122 | Day 6 | | | | | | | | | | | SOD | MS | SSE | LBM |
| SSIDR, typ | e R/W, offs | set uxuu8, | reset 0x000 | 10.0000 | | | | | | | | | | | |
| | | | | | | | | 1 | | | | | | | |
| 20100 / | | | | | | | D. | ATA | | | | | | | |
| SSISK, typ | e RO, onse | et uxuuc, i | reset 0x000 | 0.0003 | | | | | | | | | | | |
| | | | | | | | | | | | DOV | DEE | DNE | TNE | TEE |
| 2010000 | | | | | | | | | | | BSY | RFF | RNE | TNF | TFE |
| SSICPSR, | type R/W, c | offset uxu | 10, reset 0x | J000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | CDC | DVSR | | | |
| 00000 6 | - DAM -55- | -4.004.4 | | 0.000 | | | | | | | CPS | DVSK | | | |
| SSIIM, type | e R/W, offse | et UXU14, r | eset 0x000 | J.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | TXIM | RXIM | DTIM | RORIM |
| CCIDIC 6 | na DO affa | -4.0040 | | 0.000 | | | | | | | | I Alivi | KAIIVI | RTIM | KOKIIVI |
| SSIKIS, typ | pe RO, ons | et uxu 16, i | reset 0x000 | 0.0008 | | | | | | | | | | | |
| | | | | | | | | | | | | TXRIS | RXRIS | RTRIS | RORRIS |
| ecimie 60 | no BO offe | ot 0v01C | reset 0x000 | 00.000 | | | | | | | | TARIS | IXXIXIO | KIKIS | KOKKIO |
| SSIIVIIS, LY | pe KO, ons | et uxu ic, | Teset uxuut | JU.UUUU | | | | | | | | | | | |
| | | | | | | | | | | | | TXMIS | RXMIS | RTMIS | RORMIS |
| SCIICE 60 | no W1C of | foot 0v020 | , reset 0x00 | 000 0000 | | | | | | | | TAMIO | TOTIVIO | TTTVIIO | TOTAINIC |
| SSIICK, ty | pe w ic, oi | 1561 02020 | , reset uxut | /00.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | RTIC | RORIC |
| CCIDorinhi | ID4 time B | O offeet 0 | xFD0, reset | t 0×0000 00 | 200 | | | | | | | | | KIIC | KOKIC |
| SSIFERIPHI | D4, type K | O, onset o | IXFDU, TESE | 1 020000.00 | J00 | | | | | | | | | | |
| | | | | | | | | | | | D | I ID4 | | | |
| SSIParinhi | ID5 type P | O offeet 0 | xFD4, reset | t 0×0000 00 | 200 | | | | | | | | | | |
| COII CIIPIII | Do, type it | 0, 011301 0 | , 1000 | | | | | | | | | | | | |
| | | | | | | | | | | | P | I ID5 | | | |
| SSIPerinhl | ID6 type R | O offset () | xFD8, reset | t 0×0000 00 | 200 | | | 1 | | | | .50 | | | |
| COII CIIPIII | Do, type it | 0, 011301 0 | J. 100, 1000 | | | | | | | | | | | | |
| | | | | | | | | | | | P | I ID6 | | | |
| SSIPerinhl | D7. type R | O. offset 0 | xFDC, rese | t 0x0000.0 | 000 | | | | | | | | | | |
| | ., ., po 10 | ., | 2,1006 | | | | | | | | | | | | |
| | | | | | | | | | | | P | I ID7 | | | |
| SSIPerinhl | D0, type R | O, offset (| xFE0, reset | t 0x0000.00 | 022 | | | 1 | | | | | | | |
| | ., ., | , | ., | | | | | | | | | | | | |
| | | | | | | | | | | | P | I ID0 | | | |
| SSIPerinhl | D1, type R | O, offset (| xFE4, reset | t 0x0000.00 | 000 | | | 1 | | | | | | | |
| | ., ., po 10 | ., | , | | | | | | | | | | | | |
| | | | | | | | | | | | P | l ID1 | | | |
| SSIPerinhl | D2. tvne R | O. offset fi | xFE8, reset | t 0x0000 nr | 018 | | | 1 | | | | | | | |
| | , .ypc it | _, | | | | | | | | | | | | | |
| | | | | | | | | | | | P | I ID2 | | | |
| | | | | | | | | | | | г | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|---------------|--------------|---|--------------|-------------|------|----|---------|----------|---------|---------|-----------|--------------------|-------|-------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | nID3, type R | | | | | 1 | | 1 | | | 1 | 1 | | | |
| | | -, | , | | | | | | | | | | | | |
| | | | | | | | | | | | DI | l D3 | | | |
| SSIDCAIII | D0, type RO | offoot Ov | EEO rooot | 0×0000 000 | D | | | | | | - '' | | | | |
| SSIPCelli | Du, type KO | , onset ux | FFU, reset t | UXUUUU.UUU | ט | | | | | | | I | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| SSIPCelli | D1, type RO | , offset 0x | FF4, reset (| 0x0000.00F | 0 | | | 1 | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D1 | | | |
| SSIPCelli | D2, type RO | , offset 0x | FF8, reset (| 0x0000.000 | 5 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| SSIPCelli | D3, type RO | , offset 0x | FFC, reset | 0x0000.00E | 31 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| Contro | ller Area | Networl | k (CAN) | Module | | | | | | | | | | | |
| | ase: 0x4004 | | . (-,, | | | | | | | | | | | | |
| CANCTL. | type R/W, o | ffset 0x00 | 0. reset 0x(| 0000.0001 | | | | | | | | | | | |
| , | .,,,,, | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | |
| | | | | | | | | Test | CCE | DAR | | EIE | SIE | IE | INIT |
| CANSTS | type R/W, o | ffeet OvOO | 1 rosot Oví | 0000 0000 | | | | 1001 | 002 | 27.11. | | | O.L | | |
| CANSIS, | type K/VV, U | IISEL UXUU | +, reset uxu | ,000.0000 | | | | | | | | | | | |
| | | | | | | | | DO# | E\\\/arm | - FDana | DvOK | TyOK | | 150 | |
| | | | | | | | | BOff | EWarn | EPass | RxOK | TxOK | | LEC | |
| CANERR, | , type RO, of | ffset 0x008 | , reset 0x0 | 000.0000 | | | | | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| RP | | | | REC | | | | | | | 11 | EC | | | |
| CANBIT, t | type R/W, of | fset 0x00C | , reset 0x0 | 000.2301 | | | | 1 | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | TSeg2 | | | TS | Seg1 | | SJ | IW | | | В | RP | | |
| CANINT, t | type RO, off | set 0x010, | reset 0x00 | 00.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | In | itld | | | | | | | |
| CANTST, | type R/W, o | ffset 0x014 | l, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | Rx | Т | x | LBack | Silent | Basic | | |
| CANBRPI | E, type R/W, | offset 0x0 | 18, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | BRI | PE | |
| CANIF1C | RQ, type RC |), offset 0x | 020, reset | 0x0000.000 | 1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| Busy | | | | | | | | | | | | MN | IUM | | |
| CANIF2C | RQ, type RC |), offset 0x | 080. reset | 0x0000.000 | 1 | | | | | | | | | | |
| | .,,,, | , | | | | | | | | | | | | | |
| Busy | | | | | | | | | | | | I MN | IUM | | |
| <u> </u> | MSK, type R | O offeet (| 1v024 rese | ** U^UUUU U(| 200 | | | | | | | | | | |
| 5AIII 10 | ort, type N | . 5, 511361 | | . 5,3550.00 | .50 | | | | | | | | | | |
| | | | | | | | | WRNRD | Mask | Arb | Control | ClrIntPnd | TxRqstNewDat | DataA | DataB |
| CANIFOC | MCK time 5 | 0 -# |) w 0 0 4 | 4 020000 01 | 200 | | | MINIMED | IVIdSK | VID | COILLOI | CimilFild | i A super NEW Left | Dalah | Dalab |
| CANIFZC | MSK, type R | O, oitset (| AUO4, FESE | L UXUUUU.00 | <i>1</i> 00 | | | | | | | | | | |
| | | | | | | | | MONTE | | | 0 | 01: :5 | TD | D : : | D : - |
| | | | | | | | | WRNRD | Mask | Arb | Control | ClrIntPnd | TxRqst/NewDat | DataA | DataB |
| CANIF1M | SK1, type R | O, offset 0 | x028, reset | t 0x0000.FF | FF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | N | lsk | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|--------------|--------------|--------------|-------------|------|--------|--------|----------|-------|----|----|----|----|-----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CANIF2MS | SK1, type F | RO, offset 0 |)x088, reset | t 0x0000.FF | FF | | | ı | | | | | | | |
| | | | | | | | | -1- | | | | | | | |
| 0.4.11154.144 | 01/0 to F | | | 4 00000 FF | | | IVI | sk | | | | | | | |
| CANIFING | SK2, type r | KO, onset u | 0x02C, rese | t uxuuuu.FF | ·FF | | | | | | | | | | |
| MXtd | MDir | | | | | | | | Msk | | | | | | |
| | | O offeet (|)x08C, rese | t 0×0000 FF | FF | | | | IVIOR | | | | | | |
| OAITII ZIII | JICZ, type i | to, onset t | 7,000, 1636 | . 020000.11 | •• | | | | | | | | | | |
| MXtd | MDir | | | | | | | | Msk | | | | | | |
| | | RO. offset 0 |)x030, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | , ,,, | ., | | | | | | | | | | | | | |
| | | | | | | | l l | I D | | | | | | | |
| CANIF2AF | RB1, type F | RO, offset 0 |)x090, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | II | D | | | | | | | |
| CANIF1AF | RB2, type F | RO, offset 0 |)x034, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MsgVal | Xtd | Dir | | | | | | | ID | | | | | | |
| CANIF2AF | RB2, type F | RO, offset 0 |)x094, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MsgVal | Xtd | Dir | | | | | | | ID | | | | | | |
| CANIF1M | CTL, type F | RO, offset 0 |)x038, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| NewDat | MsgLst | IntPnd | UMask | TxIE | RxIE | RmtEn | TxRqst | EoB | | | | | D | LC | |
| CANIF2MO | CTL, type F | RO, offset 0 |)x098, reset | t 0x0000.00 | 00 | | | ı | | | | 1 | | | |
| NewPet | Modelat | IntDad | LIMask | Tale | Dult | DestEs | TyDest | FeD. | | | | | | 1.0 | |
| NewDat | MsgLst | IntPnd | UMask | TxIE | RxIE | RmtEn | TxRqst | EoB | | | | | D | LC | |
| CANIFIDA | A1, type R/ | vv, onset u | x03C, reset | UXUUUU.UU | JU | | | | | | | | | | |
| | | | | | | | D: | ata | | | | | | | |
| CANIE1D/ | 12 tupo P/ | N offect O | x040, reset | 0×0000 000 | n | | | ala | | | | | | | |
| CANII IDA | type K | v, onset o | X040, 1656t | 0.0000.000 | | | | | | | | | | | |
| | | | | | | | Da | l ata | | | | | | | |
| CANIF1DE | 31. type R/ | W. offset 0: | x044, reset | 0x0000.000 | 10 | | | | | | | | | | |
| | ., ., ., | , | , | | · · | | | | | | | | | | |
| | | | | | | | Da | ıata | | | | | | | |
| CANIF1DE | 32, type R/ | W, offset 0 | x048, reset | 0x0000.000 | 10 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Da | ata | | | | | | | |
| CANIF2DA | A1, type R/ | W, offset 0 | x09C, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Da | ata | | | | | | | |
| CANIF2DA | A2, type R/ | W, offset 0 | x0A0, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Da | ata | | | | | | | |
| CANIF2DE | 31, type R/ | W, offset 0 | x0A4, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Da | ata | | | | | | | |
| CANIF2DE | 32, type R/\ | W, offset 0 | x0A8, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Da | ata | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------------|--------------|-------------|---------------|-------------|-----|----|-----|------------------|---------|--------|---------|--------|---------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CANTXRC | Q1, type RO | , offset 0x | 100, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Txl | Rqst | | | | | | | |
| CANTXRC | 22, type RO | , offset 0x | 104, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Txf | Rqst | | | | | | | |
| CANNWD | A1, type R0 | O, offset 0 | x120, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Nev | wDat | | | | | | | |
| CANNWD | A2, type R0 | O, offset 0 | x124, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Nev | _w Dat | | | | | | | |
| CANMSG | 1INT, type F | RO, offset | 0x140, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Int | Pnd | | | | | | | |
| CANMSG | 2INT, type F | RO, offset | 0x144, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Int | Pnd | | | | | | | |
| CANMSG1 | 1VAL, type | RO, offset | 0x160, res | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Ms | gVal | | | | I | | | |
| CANMSG | 2VAL, type | RO, offset | 0x164, res | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | , | | | | | | | | | | | | |
| | | | | | | | Ms | l gVal | | | | | | | |
| Ethorno | et Contro | llor | | | | | | | | | | | | | |
| | | niei | | | | | | | | | | | | | |
| Etherne Base 0v4 | 1004.8000 | | | | | | | | | | | | | | |
| | | foot Ov000 |), reset 0x00 | 200 0000 | | | | | | | | | | | |
| WACKIS, I | type KO, oi | iset uxuuu | , reset uxuc | 100.0000 | | | | | | | | | | | |
| | | | | | | | | | PHYINT | MDINT | RXER | FOV | TXEMP | TXER | RXINT |
| ******** | 10/40 | - 65 4 0 | 000 4 0 | | | | | | FITTINI | MIDINI | KAEK | FOV | IACIVIF | IAER | KAINT |
| WACIACK | , type w1C | , onset ux | 000, reset 0 | X0000.0000 | · | | | | | | | 1 | | | |
| | | | | | | | | | DUNANT | MONT | DVED | F0) (| TVEND | TV-F-D | DVINIT |
| | | | | | | | | | PHYINT | MDINT | RXER | FOV | TXEMP | TXER | RXINT |
| MACIM, ty | /pe R/W, of | set 0x004 | , reset 0x00 | 00.007F | | | | 1 | | | | I | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | PHYINIM | MDINTM | RXERM | FOVM | TXEMPM | TXERM | RXINTM |
| MACRCTL | ∟, type R/W | , offset 0x | 008, reset 0 | x0000.0008 | | | | | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | RSTFIFO | BADCRC | PRMS | AMUL | RXEN |
| MACTCTL | , type R/W, | offset 0x0 | 00C, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | DUPLEX | | CRC | PADEN | TXEN |
| MACDATA | A, type RO, | offset 0x0 | 10, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | DATA | | | | | | | |
| | | | | | | | RXI | DATA | | | | | | | |
| MACDATA | A, type WO, | offset 0x0 |)10, reset 0 | ×0000.0000 | | | | | | | | | | | |
| | | | | | | | TXE | DATA | | | | | | | |
| | | | | | | | TXE | DATA | | | | | | | |
| MACIA0, t | type R/W, o | ffset 0x01 | 4, reset 0x0 | 000.000 | | | | | | | | | | | |
| | | | MAC | OCT4 | | | | | | | MAC | ОСТ3 | | | |
| | | | MAC | OCT2 | | | | | | | | OCT1 | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------|--------------|--------------|--------------|------------|-----------|--------------|------------|---------------|------------|------------|------------|------------|-------------|---------------|-------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MACIA1, 1 | type R/W, o | ffset 0x018 | 8, reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | MAC | | | | | | | | MAC | OCT5 | | | |
| MACTHR, | , type R/W, | offset 0x01 | IC, reset 0x | 0000.003F | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | THF | RESH | | |
| MACMCT | L, type R/W | , offset 0x | 020, reset 0 | x0000.000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | REGADR | | | | WRITE | START |
| MACMDV | , type R/W, | offset 0x02 | 24, reset 0x | 0800.0080 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | D | IV | | | |
| MACMTX | D, type R/W | , offset 0x | 02C, reset (| 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | MD | TX | | | | | | | |
| MACMRX | D, type R/W | /, offset 0x | 030, reset 0 | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | MD | RX | | | | | | | |
| MACNP, t | ype RO, off | set 0x034, | reset 0x000 | 00.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | N | PR | | |
| MACTR, t | type R/W, of | fset 0x038 | , reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | NEWTX |
| Etherne | et Contro | oller | | | | | | | | | | | | | |
| MII Mar | nagemen | ıt | | | | | | | | | | | | | |
| Base 0x4 | 4004.8000 | | | | | | | | | | | | | | |
| MR0, type | R/W, addr | ess 0x00, r | reset 0x310 | 0 | | | | | | | | | | | |
| RESET | LOOPBK | SPEEDSL | ANEGEN | PWRDN | ISO | RANEG | DUPLEX | COLT | | | | | | | |
| MR1, type | e RO, addre | ss 0x01, re | eset 0x7849 | | | | | | | | | | | | |
| | 100X_F | 100X_H | 10T_F | 10T_H | | | | | MFPS | ANEGC | RFAULT | ANEGA | LINK | JAB | EXTD |
| MR2, type | RO, addre | ss 0x02, re | eset 0x000E | | | | | | | | | | | | |
| | | | | | | | OUI[| 21:6] | | | | | | | |
| MR3, type | e RO, addre | ss 0x03, re | eset 0x7237 | , | | | | | | | | | | | |
| | | OU | I[5:0] | | | | | N | ИN | | | | F | RN | |
| MR4, type | e R/W, addr | | | 1 | | | | | | | | <u> </u> | | | |
| NP | , | RF | _ | | | | A3 | A2 | A1 | A0 | | | S[4:0] | | |
| | RO, addre | | eset 0x0000 | | | | | | 1 | | 1 | | | | |
| NP | ACK | RF | | | | А | [7:0] | | | | | | S[4:0] | | |
| | RO, addre | | eset 0x0000 |) | | | | | | | 1 | | 1 | | |
| , ., ,, | , | | | | | | | | | | PDF | LPNPA | | PRX | LPANEGA |
| MR16. tvn | e R/W, add | ress 0x10 | reset 0x01 | 40 | | | | | | | | | | | |
| RPTR | INPOL | ,, | TXHIM | SQEI | NL10 | | | | | APOL | RVSPOL | | | PCSBP | RXCC |
| | oe R/W, add | ress 0v11 | | | | | | | | 7 OL | | | | . 3051 | |
| | | | | | LSCHG III | REALITIE | ANEGCOMP_E | JARRER INT | BXED INIT | PRY INT | PDF INT | I PACK INT | LSCHG INT | REALIIT INT | ANETONI PAT |
| | oe RO, addr | | | | | . NI AOLI_IE | / TEXTAILE | ~ ADDELY IIAI | 1.ACT ZIMI | 1.10/_11/1 | 1 DI _IINI | I NOK_INT | LOGI IG_INT | . G / OLI_INI | AEWWI_NI |
| wiit io, typ | o ito, auui | 033 VA 12, | ANEGF | DPLX | RATE | RXSD | RX_LOCK | | | | | | | | |
| MP40 6 | 20 B/M 244 | ***** | | | IVALE | IVVOD | IV_LOCK | | | | | | | | |
| | oe R/W, add | ress ux13, | reset ux40 | UU | | | | | | | | | | | |
| | D[1:0] | | | 10 | | | | | | | | | | | |
| MR23, typ | oe R/W, add | ress 0x17, | reset 0x00 | 1 U | | | | | | 450.03 | | ı | | 0.00 | |
| | | _ | | | | | | | LED | 1[3:0] | | | LED | 0[3:0] | |
| MR24, typ | oe R/W, add | ress 0x18, | reset 0x00 | C0 | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|---|--------------|---|-------------|----------|-------|-----|---------|---------|---------|---------|---------|-------------|-------------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | | PD_MODE | AUTO_SW | MDIX | MDIX_CM | | MDIX | K_SD | |
| Analog | Compar | ator | | | | | | | | | | | | | |
| Base 0x4 | 1003.C000 | | | | | | | | | | | | | | |
| ACMIS, ty | pe R/W1C, | offset 0x0 | 0, reset 0x0 | 000.0000 | | | | _ | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | IN0 |
| ACRIS, ty | pe RO, offse | et 0x04, re | set 0x0000. | .0000 | | | | _ | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | IN0 |
| ACINTEN, | type R/W, o | offset 0x0 | 8, reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | IN0 |
| ACREFCT | L, type R/W | , offset 0x | (10, reset 0) | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 1005:5: | | | | | | EN | RNG | | | | | | VR | REF | |
| ACSTATO, | type RO, o | rrset 0x20 | , reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | 0) 41 | |
| A COTI O | 5 DAM | F4 004 | | 00.0000 | | | | | | | | | | OVAL | |
| ACCTLU, 1 | type K/W, o | riset ux24 | , reset 0x00 | 00.0000 | | | | | | | | | | | |
| | | | | TOEN | ASI | DCD. | | TSLVAL | TSI | -NI | ISLVAL | 10 | EN | CINV | |
| | Vidth Mo | | | IOEN | ASI | NOP . | | ISLVAL | 131 | EIN . | ISLVAL | 13 | EIN | CIIVV | |
| | | | | | | | | | | | | | GlobalSync2 | GlobalSync1 | GlobalSy |
| PWMSYN | C, type R/W | , offset 0x | 004, reset 0 | 0000.000x |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | Sync2 | Sync1 | Sync0 |
| PWMENA | BLE, type R | /W, offset | 0x008, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | PWM5En | PWM4En | PWM3En | PWM2En | PWM1En | PWM0E |
| PWMINVE | RT, type R/ | W, offset (| 0x00C, rese | t 0x0000.00 | 00 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | 212 | | | | | | | PWM5Inv | PWM4Inv | PWM3Inv | PWM2Inv | PWM1Inv | PWM0I |
| PWWFAUI | LI, type R/W | r, offset ux | k010, reset (| UXUUUU.UUU | U | | | | | | | | | | |
| | | | | | | | | | | Fault5 | Fault4 | Fault3 | Fault2 | Fault1 | Fault0 |
| DW/MINITE | N tuno D/A | / offeet 0 | (014, reset (| 0~0000 000 | <u> </u> | | | | | raulio | Fauit4 | Faults | Fauitz | Fauiti | rauiii |
| . VVIVIINIE | it, type R/W | , onset 0) | .v 14, 1656[(| 0.0000.000 | • | | | | | | | | | | IntFau |
| | | | | | | | | | | | | | IntPWM2 | IntPWM1 | IntPWN |
| PWMRIS | type RO. of | fset 0x018 | 3, reset 0x00 | 000.0000 | | | | | | | | | | | |
| | -,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , | | | | | | | | | | | | IntFau |
| | | | | | | | | | | | | | IntPWM2 | IntPWM1 | IntPWM |
| | type R/W1C | , offset 0x | c01C, reset | 0x0000.000 | 0 | | | | | | | | | | |
| PWMISC. | | , | , | | | | | | | | | | | | IntFau |
| PWMISC, | | | | | | | | | | | | | | | |
| PWMISC, | | | | | | | | | | | | | IntPWM2 | IntPWM1 | IntPWM |
| | ΓUS, type R | O, offset 0 | 0x020, reset | 0x0000.000 | 00 | | | | | | | | IntPWM2 | IntPWM1 | IntPWN |
| | ΓUS, type R | O, offset 0 | 0x020, reset | 0x0000.000 | 00 | | | | | | | | IntPWM2 | IntPWM1 | IntPWN |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|------------------|---------------|--------------|-----------------|----------|-----------|-----------|-----|----|-----------|--------------|-----------|-----------|-------------|-------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM0CTL | , type R/W | /, offset 0x0 |)40, reset 0 | x0000.0000 |) | | | | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | CmpBUpd | CmpAUpd | LoadUpd | Debug | Mode | Enable |
| PWM1CTL | , type R/W | l, offset 0x0 | 180, reset 0 | x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | CompDLInd | Coop Al In d | Loodilad | Dahua | Mada | Fnable |
| DWM2CTI | tuno D/M | , offset 0x0 | CO roost (| | <u> </u> | | | | | Спрвора | CmpAUpd | Loadopu | Debug | Mode | Enable |
| PVVIVIZCIL | , type K/W | , onset oxo | Co, reset (| | | | | | | | | | | | |
| | | | | | | | | | | CmpBUpd | CmpAUpd | LoadUpd | Debug | Mode | Enable |
| PWMOINTE | FN. type R | /W, offset 0 | x044. rese | t 0×0000.00 | 100 | | | | | отприора | отпри тора | госсора | Dobug | | 2.105.0 |
| | , . , p o | , 0001 0 | , | | | | | | | | | | | | |
| | | TrCmpBD | TrCmpBU | TrCmpAD | TrCmpAU | TrCntLoad | TrCntZero | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM1INTE | EN, type R | /W, offset 0 | | | | | | | | | | · · | | | |
| | | | , | | | | | | | | | | | | |
| | | TrCmpBD | TrCmpBU | TrCmpAD | TrCmpAU | TrCntLoad | TrCntZero | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM2INTE | EN, type R | /W, offset 0 | x0C4, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | TrCmpBD | TrCmpBU | TrCmpAD | TrCmpAU | TrCntLoad | TrCntZero | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM0RIS, | type RO, | offset 0x04 | 8, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM1RIS, | type RO, | offset 0x08 | 8, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM2RIS, | type RO, | offset 0x0C | 8, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM0ISC, | type R/W | 1C, offset 0 | x04C, rese | t 0x0000.00 | 000 | | | | | | | ı | | | |
| | | | | | | | | | | l-t0 DD | I-tODII | I-+O A.D. | 1-+O Al I | la Oathard | 1.10.17 |
| DIMMATICO | | 10 - # + 0 | | 4.00000.00 | 200 | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWW115C, | type R/w | 1C, offset 0 | XU8C, rese | T UXUUUU.UU | J00 | | | | | | | | | | |
| | | | | | | | | | | IntCmnRD | IntCmnRI I | IntCmnAD | IntCmpAU | IntCntl oad | IntCntZero |
| DWM3ISC | tupo P/M | 1C, offset 0 | VOCC rose |) h 0×0000 0 | 000 | | | | | пістры | пистрьо | ПСПРАВ | пістрао | IIICIILOAG | IIICIIIZEIO |
| | WAA | . 5, 511361 0 | , 1656 | | | | | | | | | | | | |
| | | | | | | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM0LOA | D, type R | /W, offset 0: | x050, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Lo | ad | | | | | | | |
| PWM1LOA | D, type R | /W, offset 0 | x090, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Lo | ad | | | | | | | |
| PWM2LOA | D, type R | /W, offset 0 | x0D0, rese | t 0x0000.00 | 100 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Lo | ad | | | | | | | |
| PWM0COL | JNT, type I | RO, offset 0 | x054, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | unt | | | | | | | |
| PWM1COL | JNT, type I | RO, offset 0 |)x094, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | unt | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------------------|--------------|--------------|--------------|--------------|-------|------|------|----------|--------|--------|------|------|------|------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM2COL | JNT, type F | RO, offset 0 | 0x0D4, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | ount | | | | | | | |
| PWM0CMF | PA, type R/ | W, offset 0 | x058, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | 0- | | | | | | | | |
| DWM4CME | A tuno B/ | W offeet 0 | V000 roost | 0~000 000 | NO. | | Co | mpA | | | | | | | |
| P VV IVI I C IVI F | A, type K | vv, onset o | XU30, Teset | 0x0000.000 | ,0 | | | | | | | | | | |
| | | | | | | | Co | l mpA | | | | | | | |
| PWM2CMF | PA, type R/ | W, offset 0 | x0D8, rese | t 0x0000.00 | 00 | | | • | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | mpA | | | | | | | |
| PWM0CMF | PB, type R/ | W, offset 0 | x05C, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | mpB | | | | | | | |
| PWM1CMF | PB, type R/ | W, offset 0 | x09C, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| DWMAGGA | D 6 P | W cer-+ ^ | V0D0 | 4 0v0000 00 | 00 | | Co | mpB | | | | | | | |
| PWWZCWF | B, type K/ | vv, onset u | XUDC, rese | t 0x0000.00 | UU | | | | | | | | | | |
| | | | | | | | Co | l mpB | | | | | | | |
| PWM0GEN | IA. type R/ | W. offset 0 | x060. reset | 0x0000.000 | 00 | | | ···- | | | | | | | |
| | , ,, | , | | | | | | | | | | | | | |
| | | | | ActCm | npBD | ActC | mpBU | ActCr | npAD | ActCı | mpAU | Acti | Load | Act | Zero |
| PWM1GEN | IA, type R/ | W, offset 0 | x0A0, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ActCm | npBD | ActC | mpBU | ActCr | mpAD | ActCı | mpAU | Acti | Load | Act | Zero |
| PWM2GEN | IA, type R/ | W, offset 0 | x0E0, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ActCm | - | ActC | mpBU | ActCr | mpAD | ActCı | mpAU | Acti | Load | Act | Zero |
| PWM0GEN | IB, type R/ | W, offset 0 | x064, reset | 0x0000.000 | 00 | | | I | | | | 1 | | | |
| | | | | ActCm | n P D | ActC | mpBU | ActCr | mn A D | A of C | mpAU | Act | Load | A of | Zero |
| DWM1GEN | IR type P/ | W offeet 0 | VAA roso | t 0x0000.00 | | ACIC | ПРВО | Acici | ПРАС | ACICI | ПРАО | Acti | Luau | Acu | 2610 |
| . minigel | . D, type K | , 0.1361 0 | , 1030 | . 3,0000.00 | | | | | | | | | | | |
| | | | | ActCm | npBD | ActC | mpBU | ActCr | mpAD | ActCı | mpAU | Acti | Load | Acti | Zero |
| PWM2GEN | IB, type R/ | W, offset 0 | x0E4, reset | 0x0000.000 | | | | | | | | | | 1 | |
| | | | | | | | | | | | | | | | |
| | | | | ActCm | npBD | ActC | mpBU | ActCr | mpAD | ActCı | mpAU | Acti | Load | Acti | Zero |
| PWM0DBC | CTL, type R | /W, offset | 0x068, rese | et 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Enable |
| PWM1DBC | TL, type R | Z/W, offset | 0x0A8, res | et 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | Engli |
| DWM2DB2 | TI tuno T | M offort | 0.000 | et 0x0000.00 | 200 | | | | | | | | | | Enable |
| r WIWIZDBC | , ι∟, type H | AVV, OTTSET | UKUES, rese | et UXUUUU.00 | JUU | | | | | | | | | | |
| | | | | | | | | | | | | | | | Enable |
| PWM0DBR | RISE, type | R/W. offset | t 0x06C. res | set 0x0000 0 | 0000 | | | | | | | | | | |
| | , -, -, -, - | , 5501 | | | | | | | | | | | | | |
| | | | | | | | | | Rise | Delay | | | | | |
| WM0DBR | RISE, type | R/W, offset | t 0x06C, res | set 0x0000.0 | 0000 | | | | Rise | Delay | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------|---|---|---------------|------------------|------|------|------|--------|------|-------|---------|----------|---------|-----------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM1DBF | RISE, type F | R/W, offse | t 0x0AC, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | Dies | Delay | | | | | |
| DIAMAGDE | DICE time I | 2/A/ -ff | 1 0×050 === | | 0000 | | | | Rise | Delay | | | | | |
| PWWZDBF | KISE, type i | k/vv, onse | t 0x0EC, res | set uxuuuu. I | 0000 | | | | | | | | | | |
| | | | | | | | | | Pice | Delay | | | | | |
| PWMODRE | FΔII tyne i | R/W offse | t 0x070, res | et OxOOOO | 0000 | | | | 1100 | Delay | | | | | |
| · WINODDI | ALL, type | 44, 01130 | 0,070,163 | | 0000 | | | | | | | | | | |
| | | | | | | | | | Fall | Delay | | | | | |
| PWM1DBF | FALL, type I | R/W. offse | t 0x0B0, res | set 0x0000. | 0000 | | | | | | | | | | |
| | , ,,,, | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | |
| | | | | | | | | | Fall | Delay | | | | | |
| PWM2DBF | FALL, type I | R/W, offse | t 0x0F0, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | Fall | Delay | | | | | |
| Quadra | ture Enc | oder In | terface (C | QEI) | | | | | | | | | | | |
| | se: 0x4002 | | | , | | | | | | | | | | | |
| QEICTL, ty | ype R/W, of | fset 0x000 |), reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | STALLEN | INVI | INVB | INVA | | VelDiv | | VelEn | ResMode | CapMode | SigMode | Swap | Enable |
| QEISTAT, 1 | type RO, of | fset 0x004 | l, reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | Direction | Error |
| QEIPOS, t | ype R/W, of | fset 0x00 | 8, reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | Pos | sition | | | | | | | |
| | | | | | | | Pos | sition | | | | | | | |
| QEIMAXP | OS, type R/ | W, offset (| 0x00C, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | xPos | | | | | | | |
| | | | | | | | Ма | xPos | | | | | | | |
| QEILOAD, | , type R/W, | offset 0x0 | 10, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | oad | | | | | | | |
| | . 50 | | | | | | L | oad | | | | | | | |
| QEIIINE, 1 | type KU, of | ISET UXU14 | 1, reset 0x00 | 000.0000 | | | - | | | | | | | | |
| | | | | | | | | ime | | | | | | | |
| OEICOLINI | T type PO | offset Nyr |)18, reset 0x | ,0000 0000 | | | - 11 | | | | | | | | |
| QLICOUN | i, type RO, | Oliset Oxt | 710, Teset UX | .0000.0000 | | | C | ount | | | | | | | |
| | | | | | | | | ount | | | | | | | |
| QEISPEF | D. type RO | offset 0x0 | 1C, reset 0x | x0000.0000 | | | | | | | | | | | |
| | , .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | -, . 500. 07 | | | | Sr | eed | | | | | | | |
| | | | | | | | | eed | | | | | | | |
| QEIINTEN | , type R/W. | offset 0x0 | 20, reset 0x | <0000.0000 | | | · | | | | | | | | |
| | , | | | | | | | | | | | | | | |
| | | | | | | | | | | | | IntError | IntDir | IntTimer | IntIndex |
| QEIRIS, ty | pe RO, offs | et 0x024, | reset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | IntError | IntDir | IntTimer | IntIndex |
| OFIISC tv | pe R/W1C, | offset 0x0 | 28, reset 0x | c0000.0000 | | | | • | | | | | | | |
| QLIIOO, ty | | | | | | | | | | | | | | | |
| QLIIOO, ty | | | | | | | | | | | | | | | |

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

| Orderable Part Number | · |
|-----------------------|---|
| LM3S8971-IQC50 | Stellaris [®] LM3S8971 Microcontroller |
| LM3S8971-IQC50(T) | Stellaris [®] LM3S8971 Microcontroller |

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:
 - http://www.luminarymicro.com/products/reference_design_kits/
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris® microcontrollers before purchase:
 - http://www.luminarymicro.com/products/evaluation kits/
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:
 - http://www.luminarymicro.com/products/boards.html

See the Luminary Micro website for the latest tools available or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the

Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact: support@luminarymicro.com +1-512-279-8800, ext. 3