- Organization . . . 262144 by 8 bits 131072 by 16 bits
- Array-Blocking Architecture
  - Two 8K-Byte Parameter Blocks
  - One 96K-Byte Main Block
  - One 128K-Byte Main Block
  - One 16K-Byte Protected Boot Block
  - Top or Bottom Boot Locations
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time

 $V_{CC} \pm 10\%$ 

'28F200BZx70 70 ns

'28F200BZx80 80 ns

'28F200BZx90 90 ns

(x = top (T) or bottom (B) boot-block configurations ordered)

- 10000 Program/Erase-Cycles
- Three Temperature Ranges
  - Commercial . . . 0°C to 70°C
  - Extended . . . 40°C to 85°C
  - Automotive . . . 40°C to 125°C
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 330 mW (Byte-Write)
  - Active Read . . . 330 mW (Byte-Read)
  - Active Write . . . 358 mW (Word-Write)
  - Active Read . . . 330 mW (Word-Read)
  - Block-Erase . . . 165 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
  - Deep Power-Down Mode . . . 0.0066 mW
- Fully Automated On-Chip Erase and Word/Byte-Program Operations
- Write-Protection for Boot Block
- Industry-Standard Command State Machine (CSM)
  - Erase-Suspend/Resume
  - Algorithm-Selection Identifier

## DBJ PACKAGE (TOP VIEW)

V <sub>PP</sub> [	1	44	
NC [		43	□ W
NC [	3	42	□ A8
A7 [	4	41	1 A9
A6 [	5	40	A10
A5 [	6	39	A11
A4 [	7	38	A12
A3 [	8	37	A13
A2 [	9	36	A14
A1 [	10	35	A15
A0 [	11	34	1 A16
Ē¢	12	33	BYTE
۷ <u>ss</u> [	13	32	□ V <sub>SS</sub>
G	14	31	DQ15/A_1
DQ0 [	15	30	DQ7
DQ8 [	16	29	DQ14
DQ1	17	28	DQ6
DQ9	18	27	DQ13
DQ2 [	19	26	DQ5
DQ10	20	25	DQ12
DQ3 [	21	24	DQ4
DQ11 [	22	23	V <sub>CC</sub>
ļ			!

#### PIN NOMENCLATURE

A0-A16 Address Inputs
BYTE Byte Enable
DQ0-DQ14 Data In/Out

DQ15/A \_1 Data In/Out (word-wide mode),

Low-Order Address (byte-wide mode)

E Chip Enable
Output Enable
NC No Internal Connection
RP Reset/Deep Power-Down
VCC 5-V Power Supply

VPP 12-V Power Supply for Program/Erase

VSS Ground Write Enable

## description

The TMS28F200BZx is a 262144 by 8-bit/131072 by 16-bit (2097152-bit), boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F200BZx is organized in a blocked architecture consisting of one 16K-byte protected boot block, two 8K-byte parameter blocks, one 96K-byte main block, and one 128K-byte main block. The device can be ordered with either a top or bottom boot-block configuration. Operation as a 256K-by 8-bit or a 128K-by16-bit organization is user-definable.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SMJS200E – JUNE 1994 – REVISED JANUARY 1998

## description (continued)

Embedded program and block-erase functions are fully automated by an on-chip write state machine (WSM), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by the on-chip status register to determine the progress of program/erase tasks. The device features user-selectable block-erasure.


The TMS28F200BZx flash memory is offered in a 44-pin PSOP. It is available in two temperature ranges:  $0^{\circ}$ C to  $70^{\circ}$ C and  $-40^{\circ}$ C to  $85^{\circ}$ C.

## device symbol nomenclature





## functional block diagram



#### architecture

The TMS28F200BZx uses a blocked architecture to allow independent erasure of selected memory blocks. The block to be erased is selected by using any valid address within that block.

## block memory maps

The TMS28F200BZx is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F200BZB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F200BZT (top boot block) is inverted with respect to the TMS28F200BZB with the boot block located at the high-order address range (1E000h to 1FFFFh). Both of these address ranges are for word-wide mode. Figure 1 and Figure 2 show the memory maps for these configurations.



### block memory maps (continued)




Figure 1. TMS28F200BZT (Top Boot Block) Memory Map




Figure 2. TMS28F200BZB (Bottom Boot Block) Memory Map

## boot-block data protection

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. To protect data within this memory sector, the  $\overline{RP}$  pin can be used to provide a lockout to eliminate either accidental erase or program operations. When  $\overline{RP}$  is operated with normal TTL/CMOS logic levels, the contents of the boot block cannot be erased or reprogrammed. Changes to the contents of the boot block can be made only when  $\overline{RP}$  is at  $V_{HH}$  (nominally 12 V) during normal write/erase operations.

## parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternatively, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution should be exercised because the parameter block does not have the boot-block data-protection safety feature.



#### main block

Primary memory on the TMS28F200BZx is located in two main blocks. One of the blocks has a storage capacity for 128K bytes and the other block has a storage capacity for 96K bytes.

#### command state machine

Commands are issued to the CSM using standard microprocessor write timings. The CSM acts as an interface between the external microprocessor and the internal WSM. The available commands are listed in Table 1 and the description of these commands are shown in Table 2. When a program or erase command is issued to the CSM, the WSM controls the internal sequences and the CSM only responds to status reads. After the WSM completes its task, the WSM status bit (SB7) is set to a logic-high level (1), allowing the CSM to respond to the full command set again.

## operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O pins DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires a command code to be entered into the CSM. Table 1 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data on I/O pins DQ0-DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

Table 1. Command State Machine Codes for Device Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE			
00h	Invalid/Reserved			
10h	Alternate Program Setup			
20h	Block-Erase Setup			
40h	Program Setup			
50h	Clear Status Register			
70h	Read Status Register			
90h	Algorithm Selection			
B0h	Erase-Suspend			
D0h	Erase-Resume/Block-Erase Confirm			
FFh	Read Array			

<sup>†</sup> DQ0 is the least significant bit. DQ8 – DQ15 can be any valid 2-state level.



SMJS200E - JUNE 1994 - REVISED JANUARY 1998

#### command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 2 for the CSM command definitions and data for each of the bus cycles.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code. The codes are shown in Table 4 and Table 5.

**Table 2. Command Definitions** 

	BUS	FIRS	T BUS CYCL	.E	SECOND BUS CYCLE		
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	CSM INPUT	OPERATION	ADDRESS	DATA IN/OUT
		Read Op	perations				
Read Array	1	Write	Х	FFh	Read	Х	Data Out
Read Algorithm-Selection Code	3	Write	Х	90h	Read	A0	M/D
Read Status Register	2	Write	Х	70h	Read	Х	SRB
Clear Status Register	1	Write	Х	50h			
		Progra	m Mode				
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD
	Erase Operations						
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h
Erase-Suspend/ Erase-Resume	2	Write	Х	B0h	Write	Х	D0h

#### Legend:

BEA Block-erase address. Any address selected within a block selects that block for erasure.

M/D Manufacturer-equivalent/device-equivalent code (see Table 4 and Table 5 for these codes).

PA Address to be programmed PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7

X Don't care

#### status register

The status register allows the user to determine whether the state of a program/erase operation is pending or complete. The status register is monitored by writing a read-status command to the CSM and reading the resulting status code on I/O pins DQ0-DQ7. This is valid for operation in either the byte- or word-wide mode. When writing to the CSM in word-wide mode, the high order I/Os (DQ8-DQ15) can be set to any valid 2-state level. When reading the status bits during word-wide read operation, the high order I/Os (DQ8-DQ15) are set to 00h internally so the user only needs to interpret the low order I/Os (D0-DQ7).

After a read-status command has been given, the data appearing on DQ0 – DQ7 remains as status-register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of  $\overline{G}$  or  $\overline{E}$ . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching the data prevents errors from occurring should the register input change during a status-register read. To assure that the status-register output contains updated status data,  $\overline{E}$  or  $\overline{G}$  must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 3 defines the status-register bits and their functions.



## status register (continued)

Table 3. Status-Register Bit Definitions and Functions

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status	1 = Ready 0 = Busy	If SB7 = 0 (busy), the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. If the WSM status bit shows busy (0), the user must periodically toggle $\overline{E}$ or $\overline{G}$ to determine when the WSM has completed an operation (SB7=1) since SB7 is not automatically updated at the completion of a WSM task.
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1) indicating that the erase operation has been suspended. The WSM bit is also set high (SB7 = 1) indicating that the erase-suspend operation has been successfully completed. The ESS bit remains at a logic-high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block-erase error 0 = Block-erase good	SB5 = 0 indicates that a successful block-erasure has occurred. SB5 = 1 indicates that an erase-error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to completely erase the device.
SB4	Program status (PS)	1 = Byte/word-program error 0 = Byte/word-program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to correctly program the addressed block location.
SB3	Vpp status (Vpps)	1 = Program abort: Vpp range error 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is lower than VppL after a program or erase command has been issued, SB3 is set to a 1 to indicate that the programming operation is aborted. If Vpp is between VppH and VppL, SB3 will not be set.
SB2- SB0	Reserved		These bits should be masked out when reading the status register.

## byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper-half that outputs data through I/O pins DQ8–DQ15, and a lower-half that outputs data through DQ0–DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic-high level, the device is in the word-wide mode and data is written to or read from I/O pins DQ0–DQ15. When BYTE is at a logic-low level, the device is in the byte-wide mode and data is written to or read from I/O pins DQ0–DQ7. In the byte-wide mode, I/O pins DQ8–DQ14 are placed in the high-impedance state and DQ15/A<sub>-1</sub> becomes the low-order address pin and selects either the upper- or lower-half of the array. Array data from the upper-half (DQ8–DQ15) and the lower-half (DQ0–DQ7) are multiplexed in order to appear on DQ0–DQ7. Table 4 and Table 5 summarize operations for word-wide mode and byte-wide mode, respectively.

SMJS200E – JUNE 1994 – REVISED JANUARY 1998

## byte-wide or word-wide mode selection (continued)

Table 4. Operation Modes for Word-Wide Mode (BYTE = VIH)

MODE	Ē	G	RP	W	A9	A0	V <sub>PP</sub>	DQ0-DQ15
Read	VIL	VIL	VIH	VIH	Х	Х	Х	Data out
	VIL	VIL	VIH	VIH	$V_{ID}$	VIL	Х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	\/	\/	V	V	\/-	\/	X	Device-equivalent code 2274h (top boot block)
	V <sub>IL</sub>	VIL	VIH	VIH	VID	VIH		Device-equivalent code 2275h (bottom boot block)
Output disable	V <sub>IL</sub>	V <sub>IH</sub>	VIH	V <sub>IH</sub>	Х	Х	Х	Hi-Z
Standby	$V_{IH}$	Х	V <sub>IH</sub>	Х	Х	Х	Х	Hi-Z
Reset/deep power down	Х	Х	V <sub>IL</sub>	Х	Х	Х	Х	Hi-Z
Write (see Note 1)	V <sub>IL</sub>	VIH	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	Х	Х	V <sub>PPL</sub> or V <sub>PPH</sub>	Data in

X = Don't care

NOTE 1: When writing commands to the '28F200BZx, Vpp must be VppH for block-erase or program commands to be executed and RP must be held at VHH for the entire boot-block program or erase operation.

Table 5. Operation Modes for Byte-Wide Mode (BYTE = VIL)

MODE	Ē	G	RP	W	A9	A0	V <sub>PP</sub>	DQ15/A_1	DQ8-DQ14	DQ0-DQ7
Read lower byte	V <sub>IL</sub>	V <sub>IL</sub>	VIH	VIH	Х	Х	Х	V <sub>IL</sub>	Hi-Z	Data out
Read upper byte	V <sub>IL</sub>	V <sub>IL</sub>	VIH	VIH	Х	Х	Χ	VIH	Hi-Z	Data out
	VIL	VIL	VIН	VIH	V <sub>ID</sub>	VIL	Х	Х	Hi-Z	Manufacturer-equivalent code 89h
Algorithm-selection mode	\/	\/	\/	\/	\/	\/	×	×	Hi-Z	Device-equivalent code 74h (top boot block)
	VIL	VIL	VIH	VIH	VID	VIH	^	^	HI-Z	Device-equivalent code 75h (bottom boot block)
Output disable	V <sub>IL</sub>	VIH	VIH	VIH	Х	Х	Х	Х	Hi-Z	Hi-Z
Standby	VIH	Х	VIH	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Reset/deep power down	Х	Х	VIL	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Write (see Note 1)	V <sub>IL</sub>	VIH	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	Х	Х	VPPL or VPPH	Х	Hi-Z	Data in

X = Don't care

NOTE 1: When writing commands to the '28F200BZx, Vpp must be VppH for block-erase or program commands to be executed and RP must be held at VHH for the entire boot-block program or erase operation.

### command state machine operations

The CSM decodes instructions for clear-status-register, read, read-algorithm-selection-code, read-status-register, program, erase, erase-suspend, and erase-resume operations. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 1 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status-reads.



## command state machine operations (continued)

During an erase cycle, the CSM responds to status-read and erase-suspend commands. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic-high level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when  $V_{PP}$  is within its correct voltage range  $(V_{PPH})$ . For data protection, it is recommended that  $\overline{RP}$  be held at a logic-low level during a CPU-reset.

## clear status register

The internal circuitry can set only the  $V_{PP}$  status bit (SB3), the program status bit (SB4), and the erase status bit (SB5) of the status register. The clear-status-register command (50h) allows the external microprocessor to clear these status bits and synchronize them to internal operations. When the status bits are cleared, the device returns to the read-array mode.

### read operations

There are three read operations available: read-array, read-algorithm-selection-code, and read-status-register.

## Read array

The array is read by entering the command code FFh on DQ0–DQ7. Control pins  $\overline{E}$  and  $\overline{G}$  must be at a logic-low level (V<sub>IL</sub>) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic-high level (V<sub>IH</sub>) to read data from the array. Data is available on DQ0–DQ15 (word-wide mode) or DQ0–DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

### Read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0–DQ7. Two bus cycles are required for this operation: the first to enter the command code and a second to read the device-equivalent code. Control pins  $\overline{E}$  and  $\overline{G}$  must be at a logic-low level ( $V_{IL}$ ) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic-high level ( $V_{IH}$ ). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0–DQ7 with A0 at a logic-low level ( $V_{IL}$ ). The device-equivalent code is obtained when A0 is set to a logic-high level ( $V_{IH}$ ). Alternatively, the manufacturer- and device-equivalent codes can be read by applying  $V_{ID}$  (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are in the "don't care" category (see Table 2, Table 4, and Table 5).

#### Read status register

The status register is read by entering the command code 70h on DQ0-DQ7. Control pins  $\overline{E}$  and  $\overline{G}$  must be at a logic-low level ( $V_{IL}$ ) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic-high level ( $V_{IH}$ ). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status-register contents are updated on the falling edge of  $\overline{E}$  or  $\overline{G}$ , whichever occurs last within the cycle.

## boot-block programming/erasing

Should changes to the boot block be required,  $\overline{RP}$  must be set to  $V_{HH}$  (12 V) and  $V_{PP}$  must be set to the programming voltage level ( $V_{PPH}$ ). If an attempt is made to write, erase, or erase-suspend the boot block without  $\overline{RP}$  at  $V_{HH}$ , an error signal is generated on SB4 (program-status bit) or SB5 (erase-status bit).

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing FFh or FFFFh during the second cycle, the CSM responds only to status-reads. When the WSM status bit (SB7) is set to a logic-high level, signifying termination of the nonprogram operation, all commands to the CSM become valid again.



SMJS200E - JUNE 1994 - REVISED JANUARY 1998

#### normal programming

There are two CSM commands for programming: program-setup and alternate-program-setup (see Table 1). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status-reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM cannot normally be interrupted until the program algorithm is completed (see Figure 3 and Figure 4). Taking  $\overline{\text{RP}}$  to  $V_{\text{IL}}$  during programming aborts the program operation. During programming,  $V_{\text{PP}}$  must remain at  $V_{\text{PPH}}$ . Only 0s are written and compared during a program operation. If 1s are programmed, the memory-cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status-reads. When the WSM status bit (SB7) is set to a logic-high level, signifying that the nonprogram operation is terminated, all commands to the CSM become valid again.

### erase operations

There are two erase operations that can be performed by the TMS28F200BZx devices: block-erase and erase-suspend/erase-resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status-reads or to erase-suspend commands until the WSM completes its task.

#### Block-erasure

Block-erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single-address locations within the array cannot be individually erased. The block to be erased is selected by using any valid address within that block.  $\overline{\text{RP}}$  must be at  $V_{\text{HH}}$  for changing the data content of the boot block. Block-erasure is initiated by a command sequence to the CSM: block-erase-setup (20h), followed by block-erase-confirm (D0h) (see Figure 5). A two-command erase sequence protects against accidental erasure of memory contents.

Erase-setup and erase-confirm commands are latched on the rising edge of  $\overline{E}$  or  $\overline{W}$ , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of  $\overline{E}$  or  $\overline{W}$  (see Figure 10 and Figure 11). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block-erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and, finally, verification is performed to assure that all bits are correctly erased. Monitoring of the erase operation is possible through the status register (see the subsection, "read status register").

#### Erase-suspend/erase-resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 6).

### automatic power-saving mode

Substantial power savings are realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving (APS) mode. When the device switches to this mode,  $I_{CC}$  is typically reduced from 40 mA to 1 mA ( $I_{OUT} = 0$  mA). The low level of power is maintained until another read operation is initiated. In this mode, the  $I_{O}$  pins retain the data from the last memory-address read until a new address is read. This mode is entered automatically if no address or control pins toggle within a 200-ns time-out period. At least one transition on  $\overline{E}$  must occur after power up to activate this mode.




SMJS200E - JUNE 1994 - REVISED JANUARY 1998

## reset/deep power-down mode

Very low levels of power consumption are attained by using a special pin,  $\overline{RP}$ , to disable internal device circuitry. When  $\overline{RP}$  is at a CMOS logic-low level of 0.0 V  $\pm$  0.2 V, an I<sub>CC</sub> value on the order of 0.2  $\mu$ A (or 1  $\mu$ W of power) is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of  $t_{d(RP)}$  is required before data is valid, and a minimum of  $t_{rec(RPHE)}$  and/or  $t_{rec(RPHW)}$  in deep power-down mode is required before data-input to the CSM can be recognized. With  $\overline{RP}$  at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system-reset. After restoration of power, the device does not recognize any operation command until  $\overline{RP}$  is returned to a  $V_{IH^-}$  or  $V_{HH^-}$ -level.


Should  $\overline{RP}$  go low during a program or erase operation, the device will power down and, therefore, will become nonfunctional. Data being written or erased during the power down is invalid or indeterminate, requiring that the operation be performed again after power restoration.



BUS OPERATION	COMMAND	COMMENTS
Write	Write program- setup	Data = 40h or 10h Addr = Address of byte to be programmed
Write	Write data	Data = Byte to be programmed  Addr = Address of byte to be programmed
Read		Status-register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy
'	sequent bytes	

Write FFh after the last byte-programming operation to reset the device to read-array mode.

### **FULL STATUS-REGISTER-CHECK FLOW**




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte-program error (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flow Chart






BUS OPERATION	COMMAND	COMMENTS
Write	Write program- setup	Data = 40h or 10h Addr = Address of word to be programmed
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed
Read		Status-register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy

Repeat for subsequent words.

Write FFh after the last word-programming operation to reset the device to read-array mode.

### **FULL STATUS-REGISTER-CHECK FLOW**




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Word-program failed (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.


- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flow Chart



BUS OPERATION	COMMAND	СОММЕ	NTS		
Write	Write erase-setup	Data = 20h Block Addr =	Address within block to be erased		
Write	Erase	Data = D0h Block Addr =			
Read		Status-register Toggle G or E status register			
Standby		Check SB7 1 = Ready, 0 =	Busy		
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the device to read-array mode.					

## **FULL STATUS-REGISTER-CHECK FLOW**




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase command error
Standby		Check SB5 1 = Block-erase failed (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flow Chart





BUS OPERATION	COMMAND	COMMENTS					
Write	Erase- suspend	Data = B0h					
Read		Status-register data. Toggle G or E to update status register.					
Standby		Check SB7 1 = Ready					
Standby		Check SB6 1 = Suspended					
Write	Read memory	Data = FFh					
Read		Read data from block other than that being erased.					
Write	Erase- resume	Data = D0h					

NOTE A: Refer to block-erase flow chart for complete erasure procedure.

Figure 6. Erase-Suspend/Resume Flow Chart

SMJS200E – JUNE 1994 – REVISED JANUARY 1998

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 2)	– 0.6 V to 7 V
Supply voltage range, VPP (see Note 2)	– 0.6 V to 14 V
Input voltage range: All inputs except A9, RP	– 0.6 V to $V_{CC}$ + 1 V
RP, A9 (see Note 3)	– 0.6 V to 13.5 V
Output voltage range (see Note 4)	$\dots$ – 0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range, T <sub>A</sub> , during read/erase/program: L suffix .	0°C to 70°C
E suffix .	– 40°C to 85°C
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. All voltage values are with respect to VSS.

- 3. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 4. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

## recommended operating conditions

				MIN	NOM	MAX	UNIT
VCC	Supply voltage	Supply voltage			5	5.5	V
Vpp Supply voltage During read only (VppL)				0		6.5	V
V <sub>PP</sub> Supply volta	Supply voltage	During write/erase/erase suspend (VPPH)			12	12.6	V
\/	High lovel de innu	High-level dc input voltage  TTL  CMOS		2		V <sub>CC</sub> + 0.5	V
VIH	r light-level dc lifpt			V <sub>CC</sub> - 0.5		V <sub>CC</sub> + 0.5	V
\/	Low lovel de inpu	tvoltago	TTL	- 0.5		0.8	V
VIL	Low-level ac inpu	ow-level dc input voltage				V <sub>SS</sub> + 0.2	V
VLKO	V <sub>LKO</sub> V <sub>CC</sub> lock-out voltage from write/erase			2			V
$V_{HH}$	V <sub>HH</sub> RP unlock voltage			11.5	12	13	V

## word/byte-write and block-erase performance (see Notes 5 and 6)

PARAMETER	'28F '28F '28F	UNIT		
	MIN	TYP	MAX	
Main-block erase time		2.2	14	S
Main-block byte-program time		3.2	4.2	S
Main-block word-program time		1.6	2.1	S
Parameter/boot-block erase time		.32	7	S

NOTES: 5. Excludes system-level overhead

6. Typical values shown are at  $T_A = 25$ °C,  $V_{PP} = 12 \text{ V}$ 

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature, using test conditions given in Table 6 (unless otherwise noted)

	PARAMETER			TEST CONDITIONS			UNIT
V/0	High lovel output voltage	TTL	$I_{OH} = -2.5 \text{ mA},$	V <sub>CC</sub> = 4.5 V	2.4		V
VOH	High-level output voltage	CMOS	$I_{OH} = -100 \mu A$ ,	V <sub>CC</sub> = 4.5 V	V <sub>CC</sub> - 0.4		V
VOL	Low-level output voltage		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 5.8 \text{ mA}$		0.45	V
$V_{\text{ID}}$	A9 selection-code voltage				11.5	13	V
lį	Input current (leakage), except for AS (see Note 7)	when A9 = V <sub>ID</sub>	V <sub>CC</sub> = 5.5 V,	$V_I = 0 V \text{ to } 5.5 V$		±1	μΑ
$I_{\text{ID}}$	A9 selection-code current		A9 = V <sub>ID</sub>			500	μΑ
I <sub>RP</sub>	RP boot-block-unlock current					500	μΑ
lo	Output current (leakage)		$V_{CC} = 5.5 \text{ V},$	VO = 0 V  to  VCC		±10	μΑ
IPPS	Vpp standby current (standby)		V <sub>PP</sub> ≤ V <sub>CC</sub>			10	μΑ
IPPL	Vpp supply current (reset/deep pow	er-down mode)	$\overline{RP} = V_{SS} \pm 0.2 V$	', V <sub>PP</sub> ≤ V <sub>CC</sub>		5	μΑ
IPP1	Vpp supply current (active read)		V <sub>PP</sub> > V <sub>CC</sub>			200	μΑ
I <sub>PP2</sub>	Vpp supply current (active byte-write (see Notes 8 and 9)	)	VPP = VPPH, Programming in p	rogress		30	mA
I <sub>PP3</sub>	Vpp supply current (active word-write (see Notes 8 and 9)	e)	VPP = VPPH, Programming in p		40	mA	
I <sub>PP4</sub>	Vpp supply current (block-erase) (see Notes 8 and 9)		VPP = VPPH, Block-erase in pro		30	mA	
I <sub>PP5</sub>	Vpp supply current (erase-suspend) (see Notes 8 and 9)		V <sub>PP</sub> = V <sub>PPH</sub> , Block-erase susp		200	μΑ	
1	V complete compact (stars allow)	TTL-input level	$V_{CC} = 5.5 \text{ V},$	E = RP = V <sub>IH</sub>		1.5	mA
ICCS	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = RP = V <sub>IH</sub>		100	μА
			= ,, , , , , ,	0°C to 70°C		1.2	μΑ
ICCL	V <sub>CC</sub> supply current (reset/deep pow	er-down mode)	$\overline{RP} = V_{SS} \pm 0.2 V$	- 40°C to 85°C		1.2	μΑ
	V	TTL-input level	V <sub>CC</sub> = 5.5 V, f = 10 MHz,	E = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA		60	mA
ICC1	V <sub>CC</sub> supply current (active read)	CMOS-input level	V <sub>CC</sub> = 5.5 V, f = 10 MHz,	$\overline{E} = V_{SS} \pm 0.2 \text{ V},$ $I_{OUT} = 0 \text{ mA}$		55	mA
I <sub>CC2</sub>	V <sub>CC</sub> supply current (active byte-write (see Notes 8 and 9)	9)	V <sub>CC</sub> = 5.5 V, Programming in p	rogress		60	mA
ICC3	V <sub>CC</sub> supply current (active word-writ (see Notes 8 and 9)	V <sub>CC</sub> = 5.5 V, Programming in p		65	mA		
I <sub>CC4</sub>	V <sub>CC</sub> supply current (block-erase) (se	CC supply current (block-erase) (see Notes 8 and 9)				30	mA
I <sub>CC5</sub>	V <sub>CC</sub> supply current (erase-suspend) (see Notes 8 and 9)		V <sub>CC</sub> = 5.5 V, Block-erase susp	$\overline{E} = V_{IH}$ , ended		10	mA

NOTES: 7. DQ15/A\_1 is tested for output leakage only.

## **Table 6. AC Test Conditions**

	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	ν <sub>Ζ</sub> † (۷)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	V <sub>IL</sub> (V)	V <sub>IH</sub> (V)	C <sub>LOAD</sub> (pF)	t <sub>f</sub> (ns)	t <sub>r</sub> (ns)
1	2.1	- 0.4	1.5	0.8	2.0	0.45	2.4	100	<10	<10

<sup>&</sup>lt;sup>†</sup>V<sub>Z</sub> is the measured value used to detect high impedance.



<sup>8.</sup> Characterization data available

<sup>9.</sup> All ac current values are RMS unless otherwise noted.

SMJS200E - JUNE 1994 - REVISED JANUARY 1998

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz, $V_I$ = 0 V

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance			8	pF
Со	Output capacitance	VO = 0 V		12	pF

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

## read operations

	PARAMETER		'28F200	BZx70	'28F200I	BZx80	'28F200BZx90		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(A)	Access time from A0-A16 (see Note 10)	tAVQV		70		80		90	ns
ta(E)	Access time from E	t <sub>ELQV</sub>		70		80		90	ns
ta(G)	Access time from G	<sup>t</sup> GLQV		35		40		45	ns
t <sub>c(R)</sub>	Cycle time, read	t <sub>AVAV</sub>	70		80		90		ns
t <sub>d(E)</sub>	Delay time, E low to low-impedance output	tELQX	0		0		0		ns
t <sub>d</sub> (G)	Delay time, G low to low-impedance output	tGLQX	0		0		0		ns
tdis(E)	Disable time, $\overline{E}$ to high-impedance output	t <sub>EHQZ</sub>		25		30		35	ns
tdis(G)	Disable time, $\overline{G}$ to high-impedance output	tGHQZ		25		30		35	ns
<sup>t</sup> h(D)	Hold time, DQ valid from A0-A16, $\overline{E}$ , or $\overline{G}$ , whichever occurs first (see Note 10)	tAXQX	0		0		0		ns
t <sub>su(EB)</sub>	Setup time, BYTE from E low	tELFL tELFH		5		5		5	ns
t <sub>d</sub> (RP)	Output delay time from RP high	tphqv		300		300		300	ns
tdis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	tFLQV		25		30		35	ns
<sup>t</sup> a(BH)	Access time from BYTE switching high	<sup>t</sup> FHQV		70		80		90	ns

NOTE 10: A<sub>-1</sub>-A16 for byte-wide

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

## write/erase operations — $\overline{W}$ -controlled writes

		ALT.	'28F200	'28F200BZx70		BZx80	'28F200	BZx90	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(W)</sub>	Cycle time, write	tavav	70		80		90		ns
t <sub>C</sub> (W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		7		μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.4		S
t <sub>c(W)</sub> ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.4		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.7		S
td(RPR)	Delay time, boot-block relock	<sup>t</sup> PHBR		100		100		100	ns
th(A)	Hold time, A0-A16 (see Note 10)	tWHAX	10		10		10		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		ns
t <sub>h(E)</sub>	Hold time, E	tWHEH	10		10		10		ns
t <sub>h(VPP)</sub>	Hold time, V <sub>PP</sub> from valid status-register bit	tQVVL	0		0		0		ns
<sup>t</sup> h(RP)	Hold time, RP at V <sub>HH</sub> from valid status-register bit	<sup>t</sup> QVPH	0		0		0		ns
t <sub>su(A)</sub>	Setup time, A0-A16 (see Note 10)	tAVWH	50		50		50		ns
t <sub>su(D)</sub>	Setup time, DQ	tDVWH	50		50		50		ns
t <sub>su(E)</sub>	Setup time, E before write operation	tELWL	0		0		0		ns
t <sub>su(RP)</sub>	Setup time, RP at V <sub>HH</sub> to W going high	<sup>t</sup> PHHWH	100		100		100		ns
t <sub>su(VPP)1</sub>	Setup time, $V_{PP}$ to $\overline{W}$ going high	tVPWH	100		100		100		ns
t <sub>W</sub> (W)	Pulse duration, W low	tWLWH	60		60		60		ns
t <sub>W</sub> (WH)	Pulse duration, $\overline{\overline{W}}$ high	tWLWL	10		20		30		ns
trec(RPHW)	Recovery time, RP high to W going low	tPHWL	215		215		215		ns

NOTE 10: A\_1-A16 for byte-wide

SMJS200E - JUNE 1994 - REVISED JANUARY 1998

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

## write/erase operations — $\overline{E}$ -controlled writes

		ALT.	ALT. '28F200BZx70		'28F200	BZx80	'28F200E	3Zx90	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(W)</sub>	Cycle time, write using E	t <sub>AVAV</sub>	70		80		90		ns
t <sub>C</sub> (E)OP	Cycle time, duration of programming operation using $\overline{\overline{E}}$	<sup>t</sup> EHQV1	6		6		7		μs
t <sub>c(E)ERB</sub>	Cycle time, erase operation using $\overline{\overline{E}}$ (boot block)	<sup>t</sup> EHQV2	0.3		0.3		0.4		s
t <sub>c(E)ERP</sub>	Cycle time, erase operation using $\overline{\overline{E}}$ (parameter block)	tEHQV3	0.3		0.3		0.4		s
t <sub>c(E)ERM</sub>	Cycle time, erase operation using $\overline{\overline{E}}$ (main block)	<sup>t</sup> EHQV4	0.6		0.6		0.7		s
td(RPR)	Delay time, boot-block relock	<sup>t</sup> PHBR		100		100		100	ns
th(A)	Hold time, A0-A16 (see Note 10)	<sup>t</sup> EHAX	10		10		10		ns
<sup>t</sup> h(D)	Hold time, DQ valid	<sup>t</sup> EHDX	0		0		0		ns
th(W)	Hold time, $\overline{\mathbb{W}}$	<sup>t</sup> EHWH	10		10		10		ns
th (VPP)	Hold time, V <sub>PP</sub> from valid status-register bit	tQVVL	0		0		0		ns
th(RP)	Hold time, $\overline{RP}$ at $V_{HH}$ from valid status-register bit	<sup>t</sup> QVPH	0		0		0		ns
t <sub>su(A)</sub>	Setup time, A0-A16 (see Note 10)	<sup>t</sup> AVEH	50		50		50		ns
t <sub>su(D)</sub>	Setup time, DQ valid	<sup>t</sup> DVEH	50		50		50		ns
t <sub>su(W)</sub>	Setup time, $\overline{W}$ before $\overline{E}$	tWLEL	0		0		0		ns
t <sub>su(RP)</sub>	Setup time, $\overline{RP}$ at $V_{HH}$ to $\overline{E}$ going high	<sup>t</sup> PHHEH	100		100		100		ns
t <sub>su(VPP)2</sub>	Setup time, $V_{PP}$ to $\overline{E}$ going high	tVPEH	100		100		100		ns
t <sub>w(E)</sub>	Pulse duration, E low, write using E	<sup>t</sup> ELEH	50		50		50		ns
tw(EH)	Pulse duration, E high, write using E	<sup>t</sup> EHEL	20		30		40		ns
trec(RPHE)	Recovery time, RP high to E going low	<sup>t</sup> PHEL	215		215		215		ns

NOTE 10: A<sub>-1</sub>-A16 for byte-wide




Figure 7. Read-Cycle Timing




Figure 8. Write-Cycle Timing (W-Controlled Write)




Figure 9. Write-Cycle Timing (E-Controlled Write)




Figure 10. Erase-Cycle Timing (W-Controlled Write)




Figure 11. Erase-Cycle Timing (E-Controlled Write)




Figure 12. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode







Figure 13. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



## **MECHANICAL DATA**

## DBJ (R-PDSO-G44)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated