TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC652AP


Octal Bus Transceiver/Register (3-state)

The TC74HC652A is high speed CMOS OCTAL BUS TRANSCEIVER/REGISTER fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

When the enable input GAB and $\ GBA$ are held high, the A1 thru A8 become inputs and the B1 thru B8 become outputs. When the GAB and $\ \overline{GBA}$ are held low, the A1 thru A8 become output and the B1 thru B8 become inputs. When GAB is low and $\ \overline{GBA}$ is high, the outputs functions of the A and B Busses are disabled.



Weight : 1.50 g (typ.)

The select inputs (SAB, SBA) can multiplex sort and real-time (transparent mode) data.


Data on the A Bus or B Bus can be clocked into the registers on the positive going transition of either CAB or CBA clock inputs, respectively.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features (Note 1) (Note 2)

- High speed: $f_{max} = 73 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_a = 25 \text{°C}$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Output drive capability: 15 LSTTL loads
- Symmetrical output impedance: | I_{OH}| = I_{OL} = 6 mA (min)
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: VCC (opr) = 2 to 6 V
- Pin and function compatible with 74LS652
 - Note 1: Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
 - Note 2: All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

Pin Assignment



IEC Logic Symbol



2

Truth Table

GAB	GBA	CAB	СВА	SAB	SBA	А	В	Function
	Н	X (Note)	X (Note)	Х	Х	Inputs Z	Inputs Z	The output functions of A and B busses are disabled.
	П			X	х	Х	х	Both A and B busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the clock.
		х	Х			Outputs	Inputs	
		(Note)	(Note)	Х	L	L	L	The data on the B bus are displayed on the A bus.
		(Note)	(Note)			Н	Н	
		Х	1	Y		L	L	The data on the B bus are displayed on the A bus,
L	L	(Note)		Х	L	Н	Н	and are stored into the B storage flip-flops on the rising edge of CBA.
		X (Note)	X (Note)	Х	Н	Qn	Х	The data in the B storage flip-flops are displayed on the A bus.
		X (Note)	_	Х	Н	L	L	The data on the B bus are stored into the B
						Н	Н	storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A bus.
		.,	X X Note) (Note)	L	х	Inputs	Outputs	
		X (N=4=)				L	L	The data on the A bus are displayed on the B bus.
		(Note)				Н	Н	
			X (Note)			L	L	The data on the A bus are displayed on the B bus,
Н	Н			L	Х	Н	Н	and are stored into the A storage flip-flops on the rising edge of CAB.
		X (Note)	X (Note)	Н	Х	Х	Qn	The data in the A storage flip-flops are displayed on the B bus.
		_	Х			L	L	The data on the A bus are stored into the A
			(Note)	Η	Х	Н	Н	storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B bus.
		Х	Х			Outputs	Outputs	The data in the A storage flip-flops are displayed
Н	L	(Note)	(Note)	Н	Н	Qn	Qn	on the B bus, and the data in the B storage flip-flops are displayed onthe A.

X: Don't care


Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

Z: High impedance


Note: The clocks are not internally gated with either output enable or select inputs. Therefore, data on the A and/or B busses may be clocked into the storage flip-flops at any time.

3 2007-10-01

Timing Chart



System Diagram



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	–0.5 to 7	V
DC input voltage	V _{IN}	−0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	l _{IK}	±20	mA
Output diode current	lok	±20	mA
DC output current	lout	±35	mA
DC V _{CC} /ground current	Icc	±75	mA
Power dissipation	PD	500 (Note 2)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65° C. From Ta = 65 to 85° C a derating factor of -10 mW/°C shall be applied until 300 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2 to 6	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Operating temperature	T _{opr}	−40 to 85	°C
		0 to 1000 (V _{CC} = 2.0 V)	
Input rise and fall time	t _r , t _f	0 to 500 (V _{CC} = 4.5 V)	ns
		0 to 400 (V _{CC} = 6.0 V)	

Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.

Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = -40 to 85°C		Unit		
Characteristics	Cymbol		V _{CC} (V)	Min	Тур.	Max	Min	Max	Onit		
				2.0	1.50	_	_	1.50	_		
High-level input voltage	V _{IH}	_		4.5	3.15	_	_	3.15	_	V	
				6.0	4.20	_	_	4.20	_		
				2.0	_	_	0.50	_	0.50		
Low-level input voltage	V_{IL}		_	4.5	_	_	1.35	_	1.35	V	
Ğ				6.0	_	—	1.80	_	1.80		
				2.0	1.9	2.0	_	1.9	_		
	V _{OH}	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -20 \mu A$	4.5	4.4	4.5	_	4.4	_	V	
High-level output voltage				6.0	5.9	6.0	_	5.9	_		
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	_	4.13	_		
			$I_{OH} = -7.8 \text{ mA}$	6.0	5.68	5.80		5.63	_		
		V _{IN} = V _{IH} or V _{IL}	Ι _{ΟL} = 20 μΑ	2.0	_	0.0	0.1	_	0.1		
	V _{OL}			4.5	_	0.0	0.1	_	0.1	V	
Low-level output voltage				6.0	_	0.0	0.1		0.1		
			I _{OL} = 6 mA	4.5	_	0.17	0.26	_	0.33		
			I _{OL} = 7.8 mA	6.0	_	0.18	0.26		0.33		
3-state output off-state current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		6.0	_	_	±0.5	_	±5.0	μА	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		6.0		_	±0.1		±1.0	μА	
Quiescent supply current	Icc	$V_{IN} = V_{C}$	_C or GND	6.0	_	_	4.0	_	40.0	μА	

Timing Requirements (input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C		Ta = -40 to 85°C	Unit	
			V _{CC} (V)	Тур.	Limit	Limit		
Minimum pulse width	*		2.0	_	75	95		
(CK)	t _{W (L)}	_	4.5	_	15	19	ns	
(CK)	t _{W (H)}		6.0	_	13	16		
	t _s		2.0	_	50	65	ns	
Minimum set-up time		_	4.5	_	10	13		
			6.0	_	9	11		
			2.0	_	5	5		
Minimum hold time	t _h	_	4.5	_	5	5	ns	
			6.0	_	5	5		
			2.0	_	6	5		
Clock frequency	f	_	4.5	_	31	25	MHz	
			6.0	_	36	29		



AC Characteristics (input: $t_r = t_f = 6$ ns)

Ob and at a station	O. wash all	Test Condition	on		Ta = 25°C			Ta = - 85	1.1-24		
Characteristics	Symbol		CL (pF)	V _{CC} (V)	Min	Тур.	Max	Min	Max	Unit	
	t			2.0	_	25	60	_	75		
Output transition time	t _{TLH}	_	50	4.5	_	7	12	_	15	ns	
	t _{THL}			6.0	_	6	10	_	13		
				2.0	_	74	150	_	190		
			50	4.5	_	21	30	_	38		
Propagation delay time	t_{pLH}			6.0	_	18	26	_	32	no	
(BUS-bus)	t_{pHL}	_		2.0	_	91	190	_	240	ns	
,			150	4.5	_	26	38	_	48		
				6.0	_	22	32	_	41		
				2.0	_	98	210	_	265		
			50	4.5	_	28	42	_	53		
Propagation delay time	t_{pLH}			6.0	_	24	36	_	45	ne	
(CAB, CBA-bus)	t_{pHL}	_	150	2.0	_	116	250	_	315	- ns	
,				4.5	_	33	50	_	63		
				6.0	_	28	43	_	54		
	t _{pLH}		50	2.0	_	81	170	_	215	no	
				4.5	_	23	34	_	43		
Propagation delay time				6.0	_	20	29	_	37		
(SAB, SBA-bus)	t_{pHL}	_		2.0	_	98	210	_	265	ns	
(5.12, 52.12.2)			150	4.5	_	28	42	_	53		
				6.0	_	24	36	_	45		
			50	2.0	_	74	175	_	220		
				4.5	_	21	35	_	44		
Propagation enable time	t _{pZL}	D 410		6.0	_	18	30	_	37		
(GAB, GBA -bus)	^t pZH	$R_L = 1 \text{ k}\Omega$		2.0	_	91	215	_	270	ns	
(CAE, CEA BUS)			150	4.5	_	26	43	_	54		
				6.0	_	22	37	_	46		
0 1 1 1 1 1 1				2.0	_	50	175	_	220		
Output disable time	t _{pLZ}	$R_L = 1 \text{ k}\Omega$	50	4.5	_	21	35	_	44	ns	
(GAB, GBA -bus)	t _{pHZ}			6.0	_	18	30	_	37		
				2.0	6	19	_	5	_		
Maximum clock frequency	f _{max}	_	50	4.5	31	67	_	25	_	MHz	
почистоу	THUX.			6.0	36	79	_	29	_		
Input capacitance	C _{IN}	_	•		_	5	10	_	10	pF	
Output capacitance	C _{OUT}	_			_	13	_	_	_	pF	
Power dissipation capacitance	C _{PD} (Note)	_			_	39	_	_	_	pF	

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 I_{CC} (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per bit)

7 2007-10-01

Package Dimensions

DIP24-P-300-2.54 Unit: mm



Weight: 1.50 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.