TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74ACT161P,TC74ACT161F,TC74ACT161FN TC74ACT163P,TC74ACT163F,TC74ACT163FN

Synchronous Presettable 4-Bit Binary Counter TC74ACT161P/F/FN Asynchronous Clear TC74ACT163P/F/FN Synchronous Clear

The TC74ACT161 and T163 are advanced high speed CMOS SYNCHRONOUS PRESETTABLE 4 BIT BINARY COUNTERs fabricated with silicon gate and double-layer metal wiring C^2MOS technology.

They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

These devices may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The CK input is active on the rising edge. Both \overline{LOAD} and \overline{CLR} inputs are active on low logic level.

Presetting of these IC's is synchronous to the rising edge of CK. The clear function of the TC74ACT163 is synchronous to CK, while the TC74ACT161 are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High speed: $f_{max} = 110 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 8 \mu A \text{ (max)}$ at $T_a = 25 \text{°C}$
- Compatible with TTL outputs: $V_{IL} = 0.8 \text{ V (max)}$

 $V_{IH} = 2.0 \text{ V (min)}$

• Symmetrical output impedance: | I_{OH} | = I_{OL} = 24 mA (min)

Capability of driving 50Ω transmission lines.

Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$

• Pin and function compatible with 74F161/163


Note: xxxFN (JEDEC SOP) is not available in Japan.



Weight


DIP16-P-300-2.54A : 1.00 g (typ.) SOP16-P-300-1.27A : 0.18 g (typ.) SOL16-P-150-1.27 : 0.13 g (typ.)

Pin Assignment




IEC Logic Symbol

TC74ACT161



TC74ACT163



Truth Table

	Inputs							Out			
CLR (161)	CLR (163)	LOAD	ENP	ENT	CK (161)	CK (163)	QA	QB	QC	QD	Function
L	L	Х	Х	Х	Х		L L L L			Reset to "0"	
Н	Н	L	Х	Х			A B C D			D	Preset Data
Н	Н	Н	Х	L				No Ch		No Count	
Н	Н	Н	L	Х				No Cl		No Count	
Н	Н	Н	Н	Н				Cour		Count	
Н	Х	Х	Х	Х	\Box	\downarrow		No Ch		No Count	

2


X: Don't care

A, B, C, D: Logic level of data inputs

Carry: Carry = $ENT \cdot QA \cdot QB \cdot QC \cdot QD$


Timing Chart

TOSHIBA





System Diagram (Note)



Note: Truth table of internal F/F

	TC	74ACT1	161		TC74ACT163							
D	CK	R	Q	Q	D	СК	R	Q	IØ			
Χ	Х	Н	L	Н	Х		Н	L	Н			
L		L	L	Н	L		L	L	Н			
Н		L	Н	L	Х		L	Н	L			
Х	\Box	L	No Change		Х	\neg	L	No Cl	nange			

X: Don't care



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5 to 7.0	V
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	±20	mA
Output diode current	lok	±50	mA
DC output current	lout	±50	mA
DC V _{CC} /ground current	Icc	±125	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T _{stg}	–65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C should be applied up to 300 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	4.5 to 5.5	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Operating temperature	T _{opr}	−40 to 85	°C
Input rise and fall time	dt/dV	0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.



Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition				Ta = 25°C			Ta = -40 to 85°C		Unit
Characteristics	Зупівої				V _{CC} (V)	Min	Тур.	Max	Min	Max	Offic
High-level input voltage	V _{IH}	_			4.5 to 5.5	2.0			2.0		V
Low-level input voltage	V_{IL}	_			4.5 to 5.5	_		0.8	l	0.8	٧
	V _{OH}	V _{IN}	$I_{OH} = -50 \mu A$		4.5	4.4	4.5		4.4		
High-level output voltage		= V _{IH} or V _{IL}	$I_{OH} = -24 \text{ mA}$		4.5	3.94	_	_	3.80	_	V
o de la companya de l			$I_{OH} = -75 \text{ mA}$ (Note)	5.5	_	_		3.85		
	V _{OL}	V _{IN} = V _{IH} or V _{IL}	$I_{OL} = 50 \ \mu A$		4.5	_	0.0	0.1		0.1	
Low-level output voltage			$I_{OL} = 24 \text{ mA}$		4.5	_	_	0.36	_	0.44	V
			$I_{OL} = 75 \text{ mA}$ (Note)	5.5	_	_			1.65	
Input leakage current	I _{IN}	$V_{IN} = V_{C}$	V _{IN} = V _{CC} or GND		5.5	_	_	±0.1	_	±1.0	μА
	Icc	$V_{IN} = V_C$	_C or GND		5.5	_	_	8.0		80.0	μΑ
Quiescent supply current	Ic	-	: $V_{IN} = 3.4 \text{ V}$ sut: V_{CC} or GND		5.5	_	_	1.35	_	1.5	mA

Note: This spec indicates the capability of driving 50 Ω transmission lines.

One output should be tested at a time for a 10 ms maximum duration.

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics		Symbol	Test Condition		Ta = 25°C	Ta = -40 to 85°C	Unit
				V _{CC} (V)	Limit	Limit	
Minimum pulse width		t _{W (L)}	Figure 1	5.0 ± 0.5	5.0	5.0	ns
(CK)		t _{W (H)}	i igure i	3.0 ± 0.3	5.0	5.0	115
Minimum pulse width		4	Figure 4	50.05	5.0	١.	
(CLR)	(Note1)	t _{W (L)}	Figure 4	5.0 ± 0.5	5.0	5.0	ns
Minimum pulse width			Figure 0 Figure 0	50.05	0.0	0.0	
(LOAD , ENP, ENT)		t _s	Figure 2, Figure 3	5.0 ± 0.5	6.0	6.0	ns
Minimum set-up time			Figure 0	5.0 ± 0.5	4.0	4.0	
(A, B, C, D)		t _s	Figure 2	5.0 ± 0.5	4.0	4.0	ns
Minimum set-up time			Figure 5	50.05	0.0	0.0	
(CLR)	(Note 2)	t _S	Figure 5	5.0 ± 0.5	3.0	3.0	ns
Minimum hold time			F: 0 F: 0	50.05	4.0	4.0	
(LOAD , ENP, ENT)		t _h	Figure 2, Figure 3	5.0 ± 0.5	1.0	1.0	ns
Minimum hold time			F: 0	50.05	0.0	0.0	
(A, B, C, D)		t _h	Figure 2	5.0 ± 0.5	2.0	2.0	ns
Minimum hold time			Figure 5	50.05	0.0	0.0	
(CLR)	(Note 2)	t _h	Figure 5	5.0 ± 0.5	2.0	2.0	ns
Minimum removal time			E	50.05	4.0	4.0	
(CLR)	(Note 1)	t _{rem}	Figure 4	5.0 ± 0.5	1.0	1.0	ns

Note 1: For TC74ACT161 only

Note 2: For TC74ACT163 only

AC Characteristics ($C_L = 50 \text{ pF}, R_L = 500 \Omega, \text{ input: } t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition			Га = 25°C		Ta = - 85	Unit	
	,	V _{CC}		Min	Тур.	Max	Min	Max	
Propagation delay time	t _{pLH}	Figure 1	5.0 ± 0.5	_	7.2	10.5	1.0	12.0	ns
(CK-Q)	t _{pHL}								
Propagation delay time	t _{pLH}	Figure 1	5.0 ± 0.5		8.5	13.0	1.0	15.0	ns
(CK-CARRY, count mode)	t _{pHL}	Tigure 1	5.0 ± 0.5	_	0.5	13.0	1.0	15.0	113
Propagation delay time	t _{pLH}	Figure 2	5.0 ± 0.5		9.7	15.0	1.0	17.0	ns
(CK-CARRY, preset mode)	t _{pHL}						,	-	
Propagation delay time	t _{pLH}	Figure 6	5.0 ± 0.5	_	6.6	10.0	1.0	11.5	ns
(ENT-CARRY)	t _{pHL}								
Propagation delay time (Note 2)	t _{pHL}	Figure 4	5.0 ± 0.5	_	6.3	10.0	1.0	11.5	ns
Propagation delay time (Note 2)	t _{pHL}	Figure 4	5.0 ± 0.5	_	7.7	12.3	1.0	14.0	ns
(CLR -CARRY)	r								
Maximum clock frequency	f _{max}	_	5.0 ± 0.5	70	100		60	_	MHz
Input capacitance	C _{IN}	_		_	5	10	_	10	pF
Power dissipation capacitance	C _{PD} (Note 1)	_		_	32			—	pF

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}$$
 (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD} , and ΔI_{CC} which is obtained from the following formula:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \; \big(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \big)$$

 $C_{QA} \sim C_{QD}$ and C_{CO} are the capacitances at QA \sim QD and CARRY OUT, respectively.

7

f_{CK} is the input frequency of the CK.

Note 2: for TC74ACT161 only

Switching Characteristics Test Waveform

Count Mode




Figure 1

Clear Mode (TC74ACT161)




Figure 4

Preset Mode




Figure 2

Clear Mode (TC74ACT163)




Figure 5

Count Enable Mode




Figure 3

Cascade Mode (fix maximum count)





Figure 6




Typical Application

Parallel Carry N-Bit Counter



9


Package Dimensions



Weight: 1.00 g (typ.)

Package Dimensions


SOP16-P-300-1.27A Unit: mm



Weight: 0.18 g (typ.)



Package Dimensions (Note)



Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.