SCAS461F - FEBRUARY 1995 - REVISED OCTOBER 2003

- 2-V to 6-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 6 V
- Max t<sub>pd</sub> of 7 ns at 5 V


#### description/ordering information

The 'AC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


When the output-enable  $(\overline{OE})$  is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction control (DIR) input. A high on  $\overline{OE}$  disables the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AC245 . . . J OR W PACKAGE SN74AC245 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AC245 . . . FK PACKAGE (TOP VIEW)




#### ORDERING INFORMATION

TA	PACKAGE	<u> </u>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AC245N	SN74AC245N
-40°C to 85°C	0010 DW	Tube	SN74AC245DW	10045
	SOIC – DW	Tape and reel	SN74AC245DWR	AC245
	SOP - NS	Tape and reel	SN74AC245NSR	AC245
	SSOP – DB	Tape and reel	SN74AC245DBR	AC245
	TOCOD DW	Tube	SN74AC245PW	10045
	TSSOP – PW	Tape and reel	SN74AC245PWR	AC245
	CDIP – J	Tube	SNJ54AC245J	SNJ54AC245J
-55°C to 125°C	CFP – W	Tube	SNJ54AC245W	SNJ54AC245W
	LCCC - FK	Tube	SNJ54AC245FK	SNJ54AC245FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






#### **FUNCTION TABLE**

INP	UTS	
OE	DIR	OPERATION
L	L	B data to A bus
<u> </u>	Н	A data to B bus
Н	Χ	Isolation

#### logic diagram (positive logic)



To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±50 mA
Continuous current through V <sub>CC</sub> or GND		±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: DB package	70°C/W
•	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 3)

			SN54A	C245	SN74A	UNIT	
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage		2	6	2	6	V
		V <sub>CC</sub> = 3 V	2.1		2.1		
$\vee_{IH}$	High-level input voltage	$V_{CC} = 4.5 V$	3.15		3.15		V
		$V_{CC} = 5.5 V$	3.85		3.85		]
		V <sub>CC</sub> = 3 V		0.9		0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	V
VO	Output voltage		0	Vcc	0	Vcc	V
		V <sub>CC</sub> = 3 V		-12		-12	
loH	High-level output current	V <sub>CC</sub> = 4.5 V		-24		-24	mA
		V <sub>CC</sub> = 5.5 V		-24		-24	
		V <sub>CC</sub> = 3 V		12		12	
lOL	Low-level output current	V <sub>CC</sub> = 4.5 V		24		24	mA
		V <sub>CC</sub> = 5.5 V		24		24	
Δt/Δν	Input transition rise or fall rate			8		8	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## SN54AC245, SN74AC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS461F - FEBRUARY 1995 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T	A = 25°C	;	SN54A	C245	SN74A	C245		
P/	ARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
,,		I <sub>OH</sub> = -12 mA	3 V	2.56			2.4		2.46		.,	
VOH			4.5 V	3.86			3.7		3.76		V	
		$I_{OH} = -24 \text{ mA}$	5.5 V	4.86			4.7		4.76			
		I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
			3 V		0.002	0.1		0.1		0.1		
		I <sub>OL</sub> = 50 μA	4.5 V		0.001	0.1		0.1		0.1		
			5.5 V		0.001	0.1		0.1		0.1		
\		I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44	V	
VOL			4.5 V			0.36		0.5		0.44	V	
		$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.5		0.44		
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65		
	A or B ports‡	V V OND	5.5.7			±0.1		±1		±1		
1 <sub>1</sub>	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
IOZ		$V_O = V_{CC}$ or GND, $V_I(OE) = V_{IL}$ or $V_{IH}$	5.5 V			±0.5		±10		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ	
Ci		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF	
Cio		$V_O = V_{CC}$ or GND	5 V		15						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\,\pm\,$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T <sub>A</sub> = 25°C			SN54AC245		SN74AC245			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
tPLH		D an A	1.5	5	8.5	1	11.5	1	9		
t <sub>PHL</sub>	A or B	B or A	1.5	5	8.5	1	10	1	9	ns	
<sup>t</sup> PZH	<del></del>	A on D	2.5	7	11.5	1	13.5	2	12.5		
tPZL	ŌĒ	A or B	2.5	7.5	12	1	14.5	2	13.5	ns	
t <sub>PHZ</sub>	ŌĒ	A D	2	6.5	12	1	13.5	1	12.5		
t <sub>PLZ</sub>	OE	A or B	2	7	11.5	1	14	1.5	13	ns	



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\,\pm\,$ 5 V (unless otherwise noted) (see Figure 1)

24244555	FROM	то	T <sub>A</sub> = 25°C			SN54AC245		SN74AC245		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	A on D	D an A	1.5	3.5	6.5	1	8.5	1	7	
<sup>t</sup> PHL	A or B	B or A	1.5	3.5	6	1	7.5	1	7	ns
<sup>t</sup> PZH	ŌĒ	A D	1.5	5	8.5	1	10	1	9	
t <sub>PZL</sub>	OE	A or B	1.5	5.5	9	1	10.5	1	9.5	ns
<sup>t</sup> PHZ	ŌĒ	A D	1.5	5.5	9	1	10.5	1	10	
tPLZ	OE	A or B	1.5	5.5	9	1	10.5	1	10	ns

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


	PARAMETER	TEST COM	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per transceiver	$C_L = 50 \text{ pF},$	f = 1 MHz	45	pF


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	Open







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_\Gamma \leq 2.5$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms









#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-87758012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8775801RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
5962-8775801SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
5962-8775801VRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
5962-8775801VSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74AC245DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74AC245DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AC245NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AC245NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74AC245PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AC245PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54AC245FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AC245J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54AC245W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

6-Dec-2006

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao =	Dimension	designed	to	accommodate	the	component	width.				
Bo =	Dimension	designed	to	accommodate	the	component	length.				
Ko =	Dímension	designed	to	accommodate	the	component	thickness.				
W = 0	W = Overall width of the carrier tape.										
P = P	itch betwe	en succes	ssiv	e cavity center	·s.						




#### TAPE AND REEL INFORMATION



# **PACKAGE MATERIALS INFORMATION**

24-Apr-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC245DBR	DB	20	MLA	330	16	8.2	7.5	2.5	12	16	Q1
SN74AC245DWR	DW	20	MLA	330	24	10.8	13.0	2.7	12	24	Q1
SN74AC245NSR	NS	20	MLA	330	24	8.2	13.0	2.5	12	24	Q1
SN74AC245PWR	PW	20	MLA	330	16	6.95	7.1	1.6	8	16	Q1




### TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74AC245DBR	DB	20	MLA	333.2	333.2	28.58
SN74AC245DWR	DW	20	MLA	333.2	333.2	31.75
SN74AC245NSR	NS	20	MLA	333.2	333.2	31.75
SN74AC245PWR	PW	20	MLA	333.2	333.2	28.58



24-Apr-2007



#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



#### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated