



FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 4 ns at 3.3 V
- ±12-mA Output Drive at 3.3 V
- Output Port Has Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 20-bit universal bus driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

The output port includes equivalent 26- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

	Г		U		
OE		1	\cup	56	CLK
Y1	[]:	2		55] A1
Y2		3		54] A2
GND	[].	4		53	GND
Y3	[]	5		52] A3
Y4	[6		51] A4
V_{CC}	4	7		50]v _{cc}
Y5	[]	8		49] A5
Y6	[]	9		48] A6
Y7		10		47] A7
GND	Ц	11		46	GND
Y8	П	12		45	BA [
Y9		13		44] A9
Y10		14		43	A10
Y11		15		42	A11
Y12	П	16		41	A12
Y13	8	17		40	A13
GND		18		39	GND
Y14		19		38] A14
Y15		20		37	A15
Y16	[]:	21		36	A16
V_{CC}	[]:	22		35] v _{cc}
Y17	[]:	23		34	A17
Y18	[]:	24		33] A18
GND	[]:	25		32	GND
Y19	[]	26		31	A19
Y20		27		30	A20
NC	4	28		29] LE

NC - No internal connection

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVC162836DL	- ALVC162836	
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVC162836DLR		
-40 C to 65 C	TSSOP - DGG	Tape and reel	SN74ALVC162836DGGR	ALVC162836	
	TVSOP - DGV	Tape and reel	SN74ALVC162836DGVR	VC2836	

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




FUNCTION TABLE

	IN	PUTS		OUTPUT
ŌĒ	LE	CLK	Α	Y
Н	Χ	Χ	Χ	Z
L	L	X	L	L
L	L	X	Н	Н
L	Н	\uparrow	L	L
L	Н	\uparrow	Н	Н
L	Н	L or H	Χ	Y ₀ (1)

(1) Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾		4.6	V
Vo	Output voltage range (2)(3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or C	GND		±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance (4)	DGV package		48	°C/W
		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage	,	0	3.6	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-2		
	High level cuteut cument	V _{CC} = 2.3 V		-6	^	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-8	mA	
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		2		
	Lavelaval autout aumant	V _{CC} = 2.3 V		6	mA	
l _{OL}	Low-level output current	V _{CC} = 2.7 V		8		
		V _{CC} = 3 V		12		
Δt/Δν	Input transition rise or fall rate	,		10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT		
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V _{CC} - 0.2					
		$I_{OH} = -2 \text{ mA}$	1.65 V	1.2					
		$I_{OH} = -4 \text{ mA}$	2.3 V	1.9					
V_{OH}			2.3 V	1.7	·		V		
		I _{OH} = -6 mA	3 V	2.4					
		I _{OH} = -8 mA	2.7 V	2					
		I _{OH} = -12 mA	3 V	2					
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2			
		I _{OL} = 2 mA	1.65 V		·	0.45			
		I _{OL} = 4 mA	2.3 V			0.4			
V_{OL}		L 6 mA	2.3 V			0.55	V		
		I _{OL} = 6 mA	3 V		0.55				
		I _{OL} = 8 mA	2.7 V	0.6					
		I _{OL} = 12 mA	3 V		·	0.8			
I		$V_I = V_{CC}$ or GND	3.6 V		·	±5	μΑ		
I _{OZ}		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ		
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ		
ΔI_{CC}		One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ		
_	Control inputs	V V or CND	221/		5		~F		
C _i	Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V	5.5			pF		
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V		7.5		pF		

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SN74ALVC162836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES129E-MARCH 1998-REVISED OCTOBER 2004



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =	1.8 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency				(1)		150		150		150	MHz
t _w Pulse duration	LE low		(1)		3.3		3.3		3.3		20	
ı _w	t _w Pulse duration	CLK high or low		(1)		3.3		3.3		3.3		ns
		Data before CLK	1	(1)		1.4		1.7		1.5		
t _{su}	Setup time	Data before LE ↑	CLK high	(1)		1.2		1.6		1.3		ns
		Data before LE	CLK low	(1)		1.4		1.5		1.2		ı
	t. Hold time	Data after CLK↑		(1)		0.9		0.9		0.9		
۱h		Data after LE ↑	CLK high or low	(1)		1.1		1.1		1.1		ns

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	А			(1)	1	4.4		4.6	1.2	4	
t _{pd}	LE	Y		(1)	1.1	5.8		6.1	1.4	5.1	ns
	CLK			(1)	1	5.2		5.5	1.1	5	
t _{en}	ŌĒ	Υ		(1)	1.1	6.4		6.5	1.2	5.5	ns
t _{dis}	ŌĒ	Υ		(1)	1	4.7		5.2	1.7	5.1	ns

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0° C to 65° C, $C_{L} = 50 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.1	3.3 V 5 V	UNIT
	(INFOT)	(001701)	MIN	MAX	
	A	V	1	4	
t _{pd}	CLK	Y	1.7	4.5	ns

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT		
_	Dower dissipation conscitance	Outputs enabled	C = 0	f = 10 MHz	(1)	31	36	n.E	
C_{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 0,$	I = 10 MINZ	(1)	7	11	pF	

⁽¹⁾ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S 1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

v	INPUT		V	v		6	v
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_\Delta$
1.8 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





com 6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVC162836DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVC162836DGVRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVC162836DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVC162836DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVC162836DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVC162836DGVR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVC162836DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVC162836DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated