# SN54HCT574, SN74HCT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS177E - MARCH 1984 - REVISED AUGUST 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 22 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- Bus-Structured Pinout


#### description/ordering information

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. The 'HCT574 devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HCT574 . . . J OR W PACKAGE SN74HCT574 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



## SN54HCT574 . . . FK PACKAGE (TOP VIEW)



#### **ORDERING INFORMATION**

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 20	SN74HCT574N	SN74HCT574N	
	COIC DW	Tube of 25	SN74HCT574DW	LICTEZA	
	SOIC – DW	Reel of 2000	SN74HCT574DWR	HCT574	
4000 1- 0500	SOP - NS	Reel of 2000	SN74HCT574NSR	HCT574	
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74HCT574DBR	HT574	
		Tube of 70	SN74HCT574PW		
	TSSOP - PW	Reel of 2000	SN74HCT574PWR	HT574	
		Reel of 250	SN74HCT574PWT		
	CDIP – J	Tube of 20	SNJ54HCT574J	SNJ54HCT574J	
-55°C to 125°C	CFP – W	Tube of 85	SNJ54HCT574W	SNJ54HCT574W	
	LCCC - FK	Tube of 55	SNJ54HCT574FK	SNJ54HCT574FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS177E - MARCH 1984 - REVISED AUGUST 2003


### description/ordering information (continued)

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

## FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLK	D	Q
L	<b>↑</b>	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	$Q_0$
Н	X	Χ	Z

## logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		$-0.5 \text{ V to 7 V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see	ee Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>	c) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	- 	±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DB package	70°C/W
-	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>sto</sub>		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS177E - MARCH 1984 - REVISED AUGUST 2003

## recommended operating conditions (see Note 3)

			SN	54HCT5	74	SN	74HCT5	74	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2	3		2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		Q'	0.8			0.8	V
VI	Input voltage		0	Ć	VCC	0		Vcc	V
VO	Output voltage		0 <	3	VCC	0		Vcc	V
Δt/Δν	Input transition rise/fall time		200		500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		.,	Т	A = 25°C	;	SN54H	CT574	SN74H	CT574	
PARAMETER	TEST CO	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
V	\\.\.\\.\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OH} = -20  \mu A$	451/	4.4	4.499		4.4		4.4		V
VOH	VI = VIH or VIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
.,	V VV	I <sub>OL</sub> = 20 μA	45.77		0.001	0.1		0.1		0.1	.,
VOL	VI = VIH or VIL	I <sub>OL</sub> = 6 mA		0.17	0.26		0.4		0.33	V	
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5	4:	±10		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	37	160		80	μΑ
ΔI <sub>CC</sub> †	One input at 0.5 V Other inputs at 0 or		5.5 V		1.4	2.4	04 <sub>0</sub>	3		2.9	mA
Ci			4.5 V to 5.5 V	·	3	10		10		10	pF

<sup>†</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V		25°C	SN54H	CT574	SN74H	CT574	LINUT	
		vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
4	Clash fragues as	4.5 V		30		20		24	N.41.1-	
fclock	Clock frequency	5.5 V		33		22		27	MHz	
	Dulan dissection OLK bink and asset	4.5 V	16		24	F	20			
t <sub>W</sub>	Pulse duration, CLK high or low	5.5 V	14		22 🗸	Q-:	18		ns	
_		4.5 V	20		30		25			
t <sub>su</sub>	Setup time, data before CLK↑	5.5 V	17		27		23		ns	
4.	Hold time a data often OLIVA	4.5 V	5		5		5	·	20	
th	Hold time, data after CLK↑		5		5		5		ns	

## SN54HCT574, SN74HCT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS177E - MARCH 1984 - REVISED AUGUST 2003

## switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

242445752	FROM	TO (OUTPUT)		T,	λ = 25°C	;	SN54H	CT574	SN74H	CT574	
PARAMETER	(INPUT)		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			4.5 V	30	36		20		24		N 41 1-
f <sub>max</sub>			5.5 V	33	40		22		27		MHz
	OL K	A O	4.5 V		30	36		54		45	
<sup>t</sup> pd	CLK	Any Q	5.5 V		25	32		48		41	ns
	ŌĒ		4.5 V		26	30	.<	45		38	
t <sub>en</sub>	OE	Any Q	5.5 V		23	27	(0)	41		34	ns
	ŌĒ	A O	4.5 V		23	30	g	45		38	
<sup>t</sup> dis	OE	Any Q	5.5 V		22	27	A)	41		34	ns
		Amy O	4.5 V		10	12		18		15	
t <sub>t</sub>		Any Q	5.5 V		9	11		16		14	ns

## switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETER	FROM	то	V	T	λ = 25°C	;	SN54H	CT574	SN74H	CT574	LINUT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			4.5 V	30	36		20		24		N 41 1-
f <sub>max</sub>			5.5 V	33	40		22	14	27		MHz
			4.5 V		40	53		80		66	
<sup>t</sup> pd	CLK	Any Q	5.5 V		35	47	_ <	71		60	ns
4	ŌĒ	A O	4.5 V		34	47	, '0,	71		59	
<sup>t</sup> en	OE	Any Q	5.5 V		29	39	<sup>l</sup> q <sub>C</sub>	94		78	ns
t <sub>t</sub>			4.5 V		18	42	d'o	63		53	nc
it.		Any Q	5.5 V		16	38	Ť	57		48	ns

## operating characteristics, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	No load	93	pF


SCLS177E - MARCH 1984 - REVISED AUGUST 2003

#### PARAMETER MEASUREMENT INFORMATION





PARA	VIETER	RL	CL	S1	S2
	tPZH	<b>1 k</b> Ω	50 pF	Open	Closed
t <sub>en</sub>	tPZL	1 K22	or 150 pF	Closed	Open
4	tPHZ			Open	Closed
<sup>t</sup> dis	tPLZ	<b>1 k</b> Ω	50 pF	Closed	Open
t <sub>pd</sub> or t <sub>t</sub>		I	50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns.
- D. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tp7I and tp7H are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms









#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74HCT574DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HCT574N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74HCT574NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HCT574NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74HCT574PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574PWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT574PWTE4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM


6-Dec-2006

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao =	Dimension	designed	to	accommodate	the	component	width.
Bo =	Dímension	designed	to	accommodate	the	component	length.
Ko =	Dímension	designed	to	accommodate	the	component	thickness.
W =	Overall widt	h of the	car	rier tape.			
P =	Pitch betwe	en succes	ssiv	e cavity center	·s.		




### TAPE AND REEL INFORMATION



## **PACKAGE MATERIALS INFORMATION**

30-Apr-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT574DBR	DB	20	MLA	330	16	8.2	7.5	2.5	12	16	Q1
SN74HCT574DWR	DW	20	MLA	330	24	10.8	13.0	2.7	12	24	Q1
SN74HCT574NSR	NS	20	MLA	330	24	8.2	13.0	2.5	12	24	Q1
SN74HCT574PWR	PW	20	MLA	330	16	6.95	7.1	1.6	8	16	Q1




## TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74HCT574DBR	DB	20	MLA	333.2	333.2	28.58
SN74HCT574DWR	DW	20	MLA	333.2	333.2	31.75
SN74HCT574NSR	NS	20	MLA	333.2	333.2	31.75
SN74HCT574PWR	PW	20	MLA	333.2	333.2	28.58





30-Apr-2007



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated