SCES404D - JULY 2002 - REVISED MAY 2003

	Member of the Texas Instruments Widebus™ Family	DGG OR DGV (TOP V	
	Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation	10E [1 1Q1 [2 1Q2 [3	48] 1CLK 47] 1D1 46] 1D2
	I _{off} Supports Partial-Power-Down Mode Operation	GND 4 1Q3 5	45 GND 44 1D3
• :	Sub 1-V Operable	1Q4 []6	43 D4
•	Max t _{pd} of 2.8 ns at 1.8 V	V _{CC} []7	42 V _{CC}
	Low Power Consumption, 20 μA Max I _{CC}	1Q5 🛮 8	41 🛮 1D5
	±8-mA Output Drive at 1.8 V	1Q6 ∐9	40 1D6
	Bus Hold on Data Inputs Eliminates the	GND 10	39 GND
I	Need for External Pullup/Pulldown	1Q7 🛮 11 1Q8 🗓 12	38
	Resistors	2Q1 🛮 13	36 2D1
	Latch-Up Performance Exceeds 100 mA Per	2Q2 🛮 14	35 2D2
	JESD 78, Class II	GND 15	34 GND
	ESD Protection Exceeds JESD 22	2Q3 16	33 2D3
	- 2000-V Human-Body Model (A114-A)	2Q4 [] 17	32 2D4
	200-V Machine Model (A115-A)1000-V Charged-Device Model (C101)	V _{CC}	31 V _{CC} 30 2D5
	- 1000-V Changed-Device Model (C101)	2Q5 L 13 2Q6 L 20	29 2D6
descr	iption/ordering information	GND 21	28 GND
_	This AC his sales triumented D toma film floor in	2Q7 22	27 2D7
	This 16-bit edge-triggered D-type flip-flop is	2Q8 [23	26 2D8
	perational at 0.8-V to 2.7-V V_{CC} , but is designed pecifically for 1.65-V to 1.95-V V_{CC} operation.	2 <mark>0E</mark> [24	25 2CLK

The SN74AUCH16374 is particularly suitable for

implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

ORDERING INFORMATION

TA	PACKAC	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG Tape and reel		SN74AUCH16374DGGR	AUCH16374
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AUCH16374DGVR	MJ374
	VFBGA – GQL	Tape and reel	SN74AUCH16374GQLR	MJ374

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments



SCES404D - JULY 2002 - REVISED MAY 2003

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQL PACKAGE (TOP VIEW) 2 3 4 5 000000 Α 000000 В 000000 С 000000 D Ε \bigcirc CC \bigcirc \bigcirc F \bigcirc G 000000 Н 000000 J 000000 Κ

terminal assignments


_	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	Vcc	Vcc	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	Vcc	Vcc	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
ĸ	2 <mark>OE</mark>	NC	NC	NC	NC	2CLK

NC - No internal connection

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	X	Χ	Z

logic diagram (positive logic)



20E 24

2CLK 25

2D1 36

To Seven Other Channels

Pin numbers shown are for the DGG and DGV packages.



SCES404D - JULY 2002 - REVISED MAY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off st	ate, V _O
(see Note 1)	
Output voltage range, VO (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	Vcc		
VIН	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
VIL	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		0.35 × V _{CC}	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
٧ _I	Input voltage	-	0	3.6	V
\/-	Output valtage	Active state	0	Vcc	V
۷o	Output voltage	3-state	0	3.6	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
lOH	High-level output current	V _{CC} = 1.4 V		- 5	mA
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
lOL	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
Δt/Δν	Input transition rise or fall rate	•		20	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES404D - JULY 2002 - REVISED MAY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0.	1			
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55			
l va	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			V	
VOH	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V	
	I _{OH} = -8 mA	1.65 V	1.2				
	I _{OH} = -9 mA	2.3 V	1.8				
	I _{OL} = 100 μA	0.8 V to 2.7 V			0.2		
	$I_{OL} = 0.7 \text{ mA}$	0.8 V		0.25			
l va.	$I_{OL} = 3 \text{ mA}$	1.1 V			0.3	V	
VOL	$I_{OL} = 5 \text{ mA}$	1.4 V			0.4	V	
	$I_{OL} = 8 \text{ mA}$	1.65 V			0.45		
	$I_{OL} = 9 \text{ mA}$	2.3 V			0.6		
I _I All inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μΑ	
	V _I = 0.35 V	1.1 V	10				
I _{BHL} ‡	V _I = 0.47 V	1.4 V	15			,	
	V _I = 0.57 V	1.65 V	20			μΑ	
	V _I = 0.7 V	2.3 V	40				
	V _I = 0.8 V	1.1 V	-5				
l=8	V _I = 0.9 V	1.4 V	-15				
I _{BHH} §	V _I = 1.07 V	1.65 V	-20			μΑ	
	V _I = 1.7 V	2.3 V	-40				
		1.3 V	75				
 ¶	V 0 to V	1.6 V	125				
IBHLO¶	$V_I = 0$ to V_{CC}	1.95 V	175			μΑ	
		2.7 V	275				
		1.3 V	-75				
 	V ₁ = 0 to V ₂ =	1.6 V	-125				
^І внно [#]	$V_I = 0$ to V_{CC}	1.95 V	-175			μΑ	
		2.7 V	-275				
l _{off}	V_I or $V_O = 2.7 V$	0			±10	μΑ	
I _{OZ}	V _O = V _{CC} or GND	2.7 V			±10	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7 V			20	μΑ	
C _i	$V_I = V_{CC}$ or GND	2.5 V		3		pF	
Co	V _O = V _{CC} or GND	2.5 V		5		pF	

[†] All typical values are at $T_A = 25$ °C.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 $[\]P$ An external driver must source at least $I_{\mbox{\footnotesize{BHLO}}}$ to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

SCES404D - JULY 2002 - REVISED MAY 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 0.8 V	VCC =	1.2 V 1 V	VCC =		V _{CC} = ± 0.1		V _{CC} =		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	85		250		250		250		250	MHz
t _W	Pulse duration, CLK high or low	5.9	1.9		1.9		1.9		1.9		ns
t _{su}	Setup time, data before CLK↑	1.4	1.2		0.7		0.6		0.6		ns
th	Hold time, data after CLK↑	0.1	0.4		0.4		0.4		0.4		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} =	: 1.2 V 1 V	V _{CC} =	: 1.5 V 1 V		C = 1.8		V _{CC} =		UNIT
	(INFOT)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
fmax			85	250		250		250			250		MHz
^t pd	CLK	Q	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns
t _{en}	OE	Q	7	1.2	5.3	0.8	3.6	0.8	1.5	2.9	0.7	2.2	ns
^t dis	ŌE	Q	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.5	2.2	ns

operating characteristics, $T_A = 25^{\circ}C^{\dagger}$


	PARAMETER	1	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
C _{pd} ‡ (each output)	Power dissipation capacitance	Outputs enabled, 1 output switching	1 f _{data} = 5 MHz 1 f _{clk} = 10 MHz 1 f _{out} = 5 MHz OE = GND C _L = 0 pF	24	24	24.1	26.2	31.2	pF
C _{pd} (Z)	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{c} 1 f_{data} = 5 \text{ MHz} \\ 1 f_{clk} = 10 \text{ MHz} \\ f_{out} = \text{not} \\ \hline \text{Switching} \\ \hline \text{OE} = \text{V}_{CC} \\ \text{C}_{L} = 0 \text{ pF} \end{array}$	7.5	7.5	8	9.4	13.2	pF
C _{pd} § (each clock)	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 f_{data} = 0 \text{ MHz} \\ 1 f_{Clk} = 10 \text{ MHz} \\ f_{out} = \text{not} \\ \hline \text{Switching} \\ \hline \text{OE} = \text{V}_{CC} \\ \text{C}_{L} = 0 \text{ pF} \end{array}$	13.8	13.8	14	14.7	17.5	pF



[†] Total device C_{pd} for multiple (n) outputs switching and (y) clocks inputs switching = {n * C_{pd} (each output)} + {y * C_{pd} (each clock)}. ‡ C_{pd} (each output) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its I_{CC} component has been subtracted out). § C_{pd} (each clock) is the C_{pd} for the clock circuitry only as it operates at 10 MHz.


SCES404D - JULY 2002 - REVISED MAY 2003

PARAMETER MEASUREMENT INFORMATION



TEST	S 1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND

VCC	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







i.com 25-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74AUCH16374DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AUCH16374DGVR	ACTIVE	TVSOP	DGV	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AUCH16374GQLR	ACTIVE	VFBGA	GQL	56	1000	None	SNPB	Level-1-240C-UNLIM
SN74AUCH16374ZQLR	ACTIVE	VFBGA	ZQL	56	1000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated