ANALOG

Evaluation Board for the ADuM5401-ADuM5404 Quad Isolators with *iso* Power

EVAL-ADuM5401-ADuM5404

FEATURES

Convenient connections for power through screw terminal	many <i>i</i> Couple
blocks	SUPPORTE
Add-on BNC connector for 50 Ω signal sources	ADuM130x
On-board signal routing	ADuM131x
Support for signal wrap back	ADUMISIX
Simple signal paths to reduce transmission line effects	ADuM140x
Pull-up and pull-down provided for control lines Support for <i>iso</i> Power	ADuM141x
Project area that supports surface-mount and through hole	ADuM240x
devices	ADuM330x
GENERAL DESCRIPTION	ADuM340x
The ADuM540x evaluation board can be used with <i>i</i> Coupler [®]	ADuM540x
isolation products in the wide body SOP16 package. The	ADuM520x
evaluation board supports the common pad positions for power, ground, and I/O pins found in nearly all of the <i>i</i> Coupler	ADuM5000

products and is a configurable board that can be adapted to ler products.

ED iCoupler MODELS

ADuM130x
ADuM131x
ADuM140x
ADuM141x
ADuM240x
ADuM330x
ADuM340x
ADuM540x
ADuM520x
10 16000

EVALUATION BOARD




Figure 1.

Rev. 0

Evaluation boards are only intended for device evaluation and not for production purposes Evaluation boards are supplied "as is" and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose. No license is granted by implication or otherwise under any patents or other intellectual property by application or use of evaluation boards. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Analog Devices reserves the right to change devices or specifications at any time without notice. Trademarks and registered trademarks are the property of their respective owners. Evaluation boards are not authorized to be used in life support devices or systems.

TABLE OF CONTENTS

Features	1
General Description	1
Supported <i>i</i> Coupler Models	1
Evaluation Board	1
Revision History	2
Evaluation Board Hardware	3
Pad Layout for the DUT	3
Terminals	3


Data I/O Connections	5
Design Area	5
Evaluation Board Schematics and Layout	6
Ordering Information	8
Bill of Materials	8
Ordering Guide	8
ESD Caution	8

REVISION HISTORY

7/08—Revision 0: Initial Version

EVALUATION BOARD HARDWARE PAD LAYOUT FOR THE DUT

The evaluation board has a pad layout in U2 that accommodates SOP16 wide body devices as shown in Figure 2. Power and ground connections connect to capacitor pads for Side 1 and Side 2.




Three low inductance, surface-mount bypass capacitors are provided for each side. A 100 nF capacitor is installed on each side in Capacitor C2 and Capacitor C3.

In addition, there are 10 μ F ceramic X7R capacitors, C1 on Side 1 and C4 on Side 2, that provide high frequency bypassing and ripple reduction. For further ripple reduction in *iso*Power[™] devices like the ADuM540x, tantalum capacitors are added to C10 as a 68 μ F value on Side 1 and to C5 as a 22 μ F value on Side 2. These large value ceramic and tantalum bypass capacitors are not necessary for non-*iso*Power devices.

Many of the *i*Coupler devices have configuration pins that allow outputs to be disabled or default levels to be set. These pins are usually located at Pin 7 and Pin 10 in the wide body package. Pull-up 0 Ω resistors on SM Pad R4 and and SM Pad R17 have been provided to pull these pins high. If desired, these pull-up resistors can be removed and pull-down resistors can be installed on R5 and R18.

In addition to the U2 DUT space, an additional pad layout is provided at U1, specifically to accommodate another *iso*Power device, as shown in Figure 3. This is a power supply only device that can be used to provide secondary power for any *i*Coupler, in standalone mode or as a slave, to boost power to the ADuM540x or ADuM520x devices. The surface-mount resistor pads to control these functions are not populated.

Pad layout for the ADuM5000 is provided in U1, but this part is not populated. As can be seen in Figure 3, the power and ground connections for this device are different from the rest of the *i*Coupler components. Bypass capacitor Pad C6 through Pad C9 are provided but not populated (0.1 μ F X7R ceramic capacitors are recommended). Pull-up, pull-down, and connecting resistor pads are provided (but not populated) to connect the ADuM5000 in master or slave mode, as well as to set the output voltage.



Grounding Scheme

The board consists of two separate ground and power systems. Each side of the DUT can be operated from an independent power and ground reference. This allows simulation of conditions similar to the target application. The board provides for board creepage and clearance typical of most 2.5 kV circuit boards. It is not recommended for use above 2.5 kV rms transient voltages.

EMI and EMC Measurements

The signal path has been made as simple as possible while still providing flexibility. The board is not intended for detailed characterization of system noise, EMI, or EMC. It may be useful for initial bench work in these areas, but Analog Devices, Inc., does not guarantee that board results will be indicative of the final system performance in these areas.

TERMINALS

Side 1 Power Supply Inputs

Power is supplied to the board via a set of terminal block connectors labeled IO_1C, as shown in Figure 4. Power is connected to the top terminal Pin 1, and ground is connected to the top terminal Pin 2. Provisions for adding in line inductors for noise isolation have been made with the inclusion of Z1 and Z2, which are 1206 size surface-mount components. These positions are populated with 0 Ω resistors to connect power to the board. If isolation inductors are required, these components should be removed and replaced at your discretion.




Figure 4. Side 1 Terminal Block Connector

The power and ground from the screw terminal block are connected to the Side 1 power and ground pads of the DUT and provide power and ground to pull-up and pull-down resistors and terminations.

Side 2 Power Supply Connections

The Side 2 connections are different from those on Side 1. With standard *i*Coupler devices, these connections are power supply inputs for Side 2. However, with *iso*Power devices such as the ADuM540x, these same connections can be power outputs for off-board circuits. In addition, they can be configured as an independent power supply for the project area.




Figure 5. Side 2 Terminal Block Connector

Power is connected to the terminal block connector labeled IO_1D, as shown in Figure 5. Power is connected to the top Pin 1, and ground is connected to Pin 2. Provisions for adding in line inductors for noise isolation or for isolating the jacks from the on board power connections have been made with the inclusion of Z6 and Z7. These positions are populated with 0 Ω resistors to connect power from the ADuM540x to the IO_1D terminal block.

When standard *i*Coupler isolators are installed, the Z6 and Z7 pads should be populated with 0 Ω resistors to connect the power jacks to the power pins of the DUT. Inductors can be installed if noise isolation is required.

When *iso*Power devices are installed on the board, the power configuration required can vary greatly, depending on the demands of the application. With 0 Ω resistors or inductors installed at Z6 and Z7, the power jacks can provide power from the *iso*Power device to an external device.

With Z6 and Z7 open, IO_1D Pin 1 and Pin 2 become generalpurpose connections that can be wired into the project area with the through hole connections provided. Without Z6 and Z7 populated, these pins then become completely isolated from the ground and power connections on the board (see the complete schematic shown in Figure 7).

DATA I/O CONNECTIONS

Side 1 Data I/O

Signals can be provided to the board and routed to the required input pins through the IO_1C terminal block connector, as shown in Figure 4. Four channel inputs/outputs can be connected through IO_1C Pins 3 through Pin 6 to the respective A, B, C, and D channels of the ADuM540x.

Signals from the IO_1C terminal block connector channels can also be routed to some of the other data lines through the JP1A and JP1B jumper blocks (these jumper blocks also correspond to BNC Channel A and Channel B, if you populate them). Each jumper block allows a channel signal from the terminal block IO_1C to be connected to additional data input lines by configuring the jumpers. The jumper blocks can also be used to wrap signals from an *i*Coupler output back to an input by using the JP1A or JP1B block to cross connect inputs and outputs.

A common way to provide signals is with a function generator through 50 Ω coax cables. The ADuM540x board has a layout position at IO_1A and IO_1B for adding two BNC connectors, but these are not provided with the board. You can purchase the coax cables (AMP #227699-2) and populate these BNC connectors. In addition, to have 50 Ω terminations on the board for the added BNC connectors, a 50 Ω through hole resistor must be added at the R1 and R2 positions. It is possible to route data outputs to this connector as well, but it is not recommended because proper termination is not possible for logic level signals, and improper termination can cause severe ringing on the output lines.

Also part of the Side 1 I/O structure are the pull-up/pull-down load positions R7 through R14. Discrete through hole resistors and capacitors can be installed at these positions to simulate most loading conditions or to provide pull-ups for open collector outputs.

Side 2 Data I/O


Signals can be provided to the board and routed to the required input pins through the IO_1D terminal block connector, as shown in Figure 5. It consists of terminal block connections that operate like the Side 1 structures. The terminal block connections can also be used to wrap signals from an *i*Coupler output back to an input.

In addition to the off-board I/O connections, each data channel is provided with through hole connections to the design area.

DESIGN AREA

The design area of the evaluation board is provided to allow bread-boarding of application components such as RS485 and CAN transceivers, ADC or DAC components with direct interconnects. The design area, as shown in Figure 6, accepts most surface-mount narrow and wide body components with 50 mil and 100 mil pitch, as well as narrow and wide body 300 mil DIP through hole devices. These surface-mount discrete components and jumper wires can be used to complete a wide variety of circuits.

The design area has convenient connection points to the primary data path CHA to CHD of the *i*Coupler, as well as power connections for V_{ISO} and GND_{ISO}. To allow signals from the design area to be routed to the IO_1D terminal block, you should remove the R23 0 Ω through R26 0 Ω resistors. Note that no ground plane is provided in the design area.



EVALUATION BOARD SCHEMATICS AND LAYOUT 200-06920 0_b GHB SHC £ E 26 Z6 문 2 ᡖᠼ ᠣᠣ ቍ പ്പ 0 0 0 0 0 0 0 0000000 ç C 0 0 0 0 0 0 0 ► S 0 0 0 0 0 0 0 0 R24 00000 R26 0 0000 DESI 000 000000 0000 00 <mark>0 0</mark> 000000 q مو مو مو مە န စန စန R 25 R23 2 č ^lso CHA CHB снс CHD R19 <u>اء</u> 22µF R16 ⊶o⊷€ ≝≝ 2 ¹⁰ R17 R15 ဗ /ISO 0]. 1¹⊑ 1. ຶ 15 9 7 7 3 7 9 2 2 5 3 4 ÷ 6 σ ADuM540x ADuM540x ß Σ R22 **R**6 4 3 -.... Viso ៰៲៲≣៰−⊳ 0 C2 0.1µF ຮ 5 <u>____</u> ╢ 10µF R5 **R** ⊣⊦ V BQ ■-0-\> C10 68µF 0 R3 20 **D** R14 R13 **R21** O R10 R9 10_1B R12 Ø R11 0 **₽**0-0-0-0 o ₽ġ € ^2 Ē R8 R7 0 ⊳ ដ I/0_1A й 000 0 ා ⇔ GND₁ → GND₁so JP1A TPD ž -⊳ GND1 VDD1 10_1C

Figure 7. Schematic of ADuM540x Evaluation Board




Figure 8. Evaluation Board Layout

ORDERING INFORMATION

BILL OF MATERIALS

Table 1.				
Qty	Reference Designator	Description	Supplier/Part Number	
2	IO_1C, IO_1D	CONN-PCB terminal	Weidmuller/999394	
0	U1	ADuM5000; not populated		
0	U2	Supported <i>iCoupler</i> Models SO16WB; not populated		
1	C10	CAP TANT chip 68 μF	KEMET/T495X686K020AS	
1	C5	CAP TANT chip 22 μF	AVX/TAJC226K020R	
2	C1, C4	CAP CER X5R 10 μF	Panasonic/ECJ-2FB0J106M	
2	C2, C3	CAP CER X7R 0.1 μF	Murata/GRM40X7RRR104K0	
0	C6, C7, C8, C9	CAP CER SMD 0805; not populated		
0	IO_1A, IO_1B	CONN-PCB coax BNC; not populated	AMP/227699-2	
2	JP1A, JP1B	CONN-PCB header, 8-pin double row	SAMTEC/TSW-104-08-T-D	
2	P1, P2	Jumper	VECTOR/K24A	
0	R3, R6, R21, R22	RES chip SMD 0805; not populated		
6	R4, R17, R23 to R26	RES chip SMD 1206; 0 Ω	Panasonic/ERJ-8GEY0R00V	
4	Z1, Z2, Z6, Z7	RES chip SMD 1206; 0 Ω	Panasonic/ERJ-8GEY0R00V	
0	R5, R15, R16, R18 to R20	RES chip SMD 1206; not populated		
0	R1, R2, R7 to R14	RES SPACER_400; not populated		

ORDERING GUIDE

Model	Description
EVAL-ADuM540XEBZ ¹	Evaluation Board ²

1 Z = RoHS Compliant Part.

² Integrated circuit not included; order separately.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



www.analog.com