- **Low Supply-Voltage Range, 1.8 V to 3.6 V**
- **Ultralow-Power Consumption:**
  - **Active Mode: TBD μA at 1 MHz, 2.2 V**
  - **Standby Mode: TBD μA**
  - **Off Mode (RAM Retention): TBD μA**
- **Five Power-Saving Modes**
- **Wake-Up From Standby Mode in Less Than 6 μs**
- **16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time**
- **Three or Four 16-Bit Sigma-Delta A/D Converters with Differential PGA Inputs**
- **16-Bit Timer_B With Three Capture/Compare-With-Shadow Registers**
- **16-Bit Timer_A With Three Capture/Compare Registers**
- **On-Chip Comparator**
- **Four Universal Serial Communication Interfaces (USCI)**
  - **USCI_A0 and USCI_A1:**
    - **Enhanced UART Supporting Auto-Baudrate Detection**
    - **IrDA Encoder and Decoder**
    - **Synchronous SPI**
  - **USCI_B0 and USCI_B1:**
    - **I2C**
    - **Synchronous SPI**
- **Integrated LCD Driver With Contrast Control for up to 160 Segments**
- **32-Bit Hardware Multiplier**
- **Brownout Detector**
- **Supply Voltage Supervisor/Monitor With Programmable Level Detection**
- **Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse**
- **Bootstrap Loader**
- **On Chip Emulation Module**
- **Family Members Include:**
  MSP430F4783: 48KB + 256B Flash
  2KB RAM
  3 Sigma-Delta ADCs
  MSP430F4793: 60KB + 256B Flash
  2.5KB RAM
  3 Sigma-Delta ADCs
  MSP430F4784: 48KB + 256B Flash
  2KB RAM
  4 Sigma-Delta ADCs
  MSP430F4794: 60KB + 256B Flash
  2.5KB RAM
  4 Sigma-Delta ADCs
  MSP430F47x3 and MSP430F47x4 are Available in a 100-Pin Plastic Quad Flatpack (QFP) Package
- **For Complete Module Descriptions, See The *MSP430x4xx Family User's Guide*, Literature Number SLAU056**

PRODUCT PREVIEW

description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6μs.

The MSP430F47xx series are microcontroller configurations targeted to single phase electricity meters with three or four 16-bit sigma-delta A/D converters. Each channel has a differential input pair and programmable input gain. Also integrated are two 16-bit timers, three universal serial communication interfaces (USCI), TBD I/O pins, and a liquid crystal driver (LCD) with integrated contrast control.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AVAILABLE OPTIONS

T_A	PACKAGED DEVICES
	PLASTIC 100-PIN QFP (PZ)
–40°C to 85°C	MSP430F4783IPZ MSP430F4793IPZ MSP430F4784IPZ MSP430F4794IPZ

pin designation, MSP430x47xxIPZ

PZ PACKAGE
(TOP VIEW)



A3+ and A3– are not connected in MSP430x47x3 devices.

PRODUCT PREVIEW

PRODUCT PREVIEW

MSP430x47x3 functional block diagrams



MSP430x47x4 functional block diagrams



MSP430x47xx Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
DV_{CC1}	1		Digital supply voltage, positive terminal.
A0+	2	I	SD16_A positive analog input A0 (see Note 1)
A0–	3	I	SD16_A negative analog input A0 (see Note 1)
A1+	4	I	SD16_A positive analog input A1 (see Note 1)
A1–	5	I	SD16_A negative analog input A1 (see Note 1)
A2+	6	I	SD16_A positive analog input A2 (see Note 1)
A2–	7	I	SD16_A negative analog input A2 (see Note 1)
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT	9	O	Output terminal of crystal oscillator XT1
V_{REF}	10	I/O	Input for an external reference voltage / internal reference voltage output (can be used as mid-voltage)
NC	11		Internally not connected. Can be connected to V_{SS}.
P5.1/S0	12	I/O	General-purpose digital I/O / LCD segment output 0
S1	13	O	LCD segment output 1
P10.7/S2	14	I/O	General-purpose digital I/O / LCD segment output 2
P10.6/S3	15	I/O	General-purpose digital I/O / LCD segment output 3
P10.5/S4	16	I/O	General-purpose digital I/O / LCD segment output 4
P10.4/S5	17	I/O	General-purpose digital I/O / LCD segment output 5
P10.3/S6	18	I/O	General-purpose digital I/O / LCD segment output 6
P10.2/S7	19	I/O	General-purpose digital I/O / LCD segment output 7
P10.1/S8	20	I/O	General-purpose digital I/O / LCD segment output 8
P10.0/S9	21	I/O	General-purpose digital I/O / LCD segment output 9
P9.7/S10	22	I/O	General-purpose digital I/O / LCD segment output 10
P9.6/S11	23	I/O	General-purpose digital I/O / LCD segment output 11
P9.5/S12	24	I/O	General-purpose digital I/O / LCD segment output 12
P9.4/S13	25	I/O	General-purpose digital I/O / LCD segment output 13
P9.3/S14	26	I/O	General-purpose digital I/O / LCD segment output 14
P9.2/S15	27	I/O	General-purpose digital I/O / LCD segment output 15
P9.1/S16	28	I/O	General-purpose digital I/O / LCD segment output 16
P9.0/S17	29	I/O	General-purpose digital I/O / LCD segment output 17
P8.7/S18	30	I/O	General-purpose digital I/O / LCD segment output 18
P8.6/S19	31	I/O	General-purpose digital I/O / LCD segment output 19
P8.5/S20	32	I/O	General-purpose digital I/O / LCD segment output 20
P8.4/S21	33	I/O	General-purpose digital I/O / LCD segment output 21
P8.3/S22	34	I/O	General-purpose digital I/O / LCD segment output 22
P8.2/S23	35	I/O	General-purpose digital I/O / LCD segment output 23
P8.1/S24	36	I/O	General-purpose digital I/O / LCD segment output 24
P8.0/S25	37	I/O	General-purpose digital I/O / LCD segment output 25
P7.7/S26	38	I/O	General-purpose digital I/O / LCD segment output 26
P7.6/S27	39	I/O	General-purpose digital I/O / LCD segment output 27
P7.5/S28	40	I/O	General-purpose digital I/O / LCD segment output 28
P7.4/S29	41	I/O	General-purpose digital I/O / LCD segment output 29
P7.3/S30	42	I/O	General-purpose digital I/O / LCD segment output 30

NOTES: 1. Open connection recommended for all unused analog inputs.

MSP430x47xx Terminal Functions (Continued)

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
P7.2/S31	43	I/O	General-purpose digital I/O / LCD segment output 31
P7.1/S32	44	I/O	General-purpose digital I/O / LCD segment output 32
P7.0/S33	45	I/O	General-purpose digital I/O / LCD segment output 33
P4.7/S34	46	I/O	General-purpose digital I/O / LCD segment output 34
P4.6/S35	47	I/O	General-purpose digital I/O / LCD segment output 35
P4.5/ UCB1CLK/UCA1STE/ S36	48	I/O	General-purpose digital I/O / USCI_B1 clock input/output / USCI_A1 slave transmit enable / LCD segment output 36
P4.4/ UCB1SOMI/UCB1SCL/ S37	49	I/O	General-purpose digital I/O / USCI_B1 slave out/master in in SPI mode, SCL I^2C clock in I^2C mode / LCD segment output 37
P4.3/ UCB1SIMO/UCB1SDA/ S38	50	I/O	General-purpose digital I/O / USCI_B1 slave in/master out in SPI mode, SDA I^2C data in I^2C mode / LCD segment output 38
P4.2/ UCB1STE/UCA1CLK/ S39	51	I/O	General-purpose digital I/O / USCI_B1 slave transmit enable / USCI_A1 clock input/output / LCD segment output 39
COM0	52	O	COM0–3 are used for LCD backplanes.
P5.2/COM1	53	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.3/COM2	54	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.4/COM3	55	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.5/R03	56	I/O	General-purpose digital I/O / Input port of lowest analog LCD level (V5)
P5.6/LCDREF/R13	57	I/O	General-purpose digital I/O / External reference voltage input for regulated LCD voltage / Input port of third most positive analog LCD level (V4 or V3)
P5.7/R23	58	I/O	General-purpose digital I/O / Input port of second most positive analog LCD level (V2)
LCDCAP/R33	59	I	LCD Capacitor connection / Input/output port of most positive analog LCD level (V1)
DV_{CC2}	60		Digital supply voltage, positive terminal.
DV_{SS2}	61		Digital supply voltage, negative terminal.
P4.1/ UCA1RXD/UCA1SOMI	62	I/O	General-purpose digital I/O / USCI_A1 receive data input in UART mode, slave out/master in in SPI mode
P4.0/ UCA1TXD/UCA1SIMO	63	I/O	General-purpose digital I/O / USCI_A1 transmit data output in UART mode, slave in/master out in SPI mode
P3.7	64	I/O	General-purpose digital I/O
P3.6	65	I/O	General-purpose digital I/O
P3.5	66	I/O	General-purpose digital I/O
P3.4	67	I/O	General-purpose digital I/O
P3.3/ UCB0CLK/UCA0STE	68	I/O	General-purpose digital I/O / USCI_B0 clock input/output / USCI_A0 slave transmit enable
P3.2/ UCB0SOMI/UCB0SCL	69	I/O	General-purpose digital I/O / USCI_B1 slave out/master in in SPI mode, SCL I^2C clock in I^2C mode
P3.1/ UCB0SIMO/UCB0SDA	70	I/O	General-purpose digital I/O / USCI_B1 slave in/master out in SPI mode, SDA I^2C data in I^2C mode
P3.0/ UCB0STE/UCA0CLK	71	I/O	General-purpose digital I/O / USCI_B0 slave transmit enable / USCI_A0 clock input/output
P2.7	72	I/O	General-purpose digital I/O
P2.6/CAOUT	73	I/O	General-purpose digital I/O / Comparator_A output

MSP430x47xx Terminal Functions (Continued)

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
P2.5/ UCA0RXD/UCA0SOMI	74	I/O	General-purpose digital I/O / USCI_A0 receive data input in UART mode, slave out/master in in SPI mode
P2.4/ UCA0TXD/UCA0SIMO	75	I/O	General-purpose digital I/O / USCI_A0 transmit data output in UART mode, slave in/master out in SPI mode
P2.3/TB2	76	I/O	General-purpose digital I/O / Timer_B3 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output
P2.2/TB1	77	I/O	General-purpose digital I/O / Timer_B3 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output
P2.1/TB0	78	I/O	General-purpose digital I/O / Timer_B3 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output
P2.0/TA2	79	I/O	General-purpose digital I/O / Timer_A Capture: CCI2A input, compare: Out2 output
P1.7/CA1	80	I/O	General-purpose digital I/O / Comparator_A input
P1.6/CA0	81	I/O	General-purpose digital I/O / Comparator_A input
P1.5/TACLK/ ACLK	82	I/O	General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)
P1.4/TBCLK/ SMCLK	83	I/O	General-purpose digital I/O / input clock TBCLK—Timer_B3 / submain system clock SMCLK output
P1.3/TBOUTH/ SVSOUT	84	I/O	General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B3 TB0 to TB2 / SVS: output of SVS comparator
P1.2/TA1	85	I/O	General-purpose digital I/O / Timer_A, Capture: CCI1A input, compare: Out1 output
P1.1/TA0/MCLK	86	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0B input / MCLK output. Note: TA0 is only an input on this pin / BSL receive
P1.0/TA0	87	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output / BSL transmit
XT2OUT	88	O	Output terminal of crystal oscillator XT2
XT2IN	89	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.
TDO/TDI	90	I/O	Test data output port. TDO/TDI data output or programming data input terminal
TDI/TCLK	91	I	Test data input or test clock input. The device protection fuse is connected to TDI/TCLK.
TMS	92	I	Test mode select. TMS is used as an input port for device programming and test.
TCK	93	I	Test clock. TCK is the clock input port for device programming and test.
$\overline{\text{RST}}$/NMI	94	I	Reset input or nonmaskable interrupt input port
P5.0/SVSIN	95	I/O	General-purpose digital I/O / analog input to supply voltage supervisor
A3+ (MSP430x47x4 only)	96	I	SD16_A positive analog input A3 (see Note 1) – Not connected in MSP430x47x3 devices
A3– (MSP430x47x4 only)	97	I	SD16_A negative analog input A3 (see Note 1) – Not connected in MSP430x47x3 devices
AV_{SS}	98		Analog supply voltage, negative terminal.
DV_{SS1}	99		Digital supply voltage, negative terminal.
AV_{CC}	100		Analog supply voltage, positive terminal. Must not power up prior to DV_{CC1}/DV_{CC2}.

NOTES: 1. Open connection recommended for all unused analog inputs.

PRODUCT PREVIEW

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.



instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5 –––> R5
Single operands, destination only	e.g. CALL R8	PC –––>(TOS), R8–––> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	●	●	MOV Rs,Rd	MOV R10,R11	R10 –––> R11
Indexed	●	●	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)–––> M(6+R6)
Symbolic (PC relative)	●	●	MOV EDE,TONI		M(EDE) –––> M(TONI)
Absolute	●	●	MOV &MEM,&TCDAT		M(MEM) –––> M(TCDAT)
Indirect	●		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) –––> M(Tab+R6)
Indirect autoincrement	●		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) –––> R11 R10 + 2–––> R10
Immediate	●		MOV #X,TONI	MOV #45,TONI	#45 –––> M(TONI)

NOTE: S = source D = destination

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
    ACLK and SMCLK remain active. MCLK is disabled
    FLL+ loop control remains active
- Low-power mode 1 (LPM1)
  - CPU is disabled
    FLL+ loop control is disabled
    ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 2 (LPM2)
  - CPU is disabled
    MCLK, FLL+ loop control, and DCOCLK are disabled
    DCO's dc-generator remains enabled
    ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
    MCLK, FLL+ loop control, and DCOCLK are disabled
    DCO's dc-generator is disabled
    ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
    ACLK is disabled
    MCLK, FLL+ loop control, and DCOCLK are disabled
    DCO's dc-generator is disabled
    Crystal oscillator is stopped

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh–0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (e.g. flash is not programmed) the CPU will go into LPM4 immediately after power up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Flash Memory PC Out-of-Range (see Note 4)	PORIFG RSTIFG WDTIFG KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI Oscillator Fault Flash Memory Access Violation	NMIIFG (see Notes 1 and 3) OFIFG (see Notes 1 and 3) ACCVIFG (see Notes 1 and 3)	(Non)maskable (Non)maskable (Non)maskable	0FFFCh	14
Timer_B3	TBCCR0 CCIFG (see Note 2)	Maskable	0FFFAh	13
Timer_B3	TBCCR1 to TBCCR2 CCIFGs TBIFG (see Notes 1 and 2)	Maskable	0FFF8h	12
Comparator_A	CAIFG	Maskable	0FFF6h	11
Watchdog Timer	WDTIFG	Maskable	0FFF4h	10
USCI_A0/B0 Receive	UCA0RXIFG (see Note 1), UCB0RXIFG (SPI mode) or UCB0STAT UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG (I2C mode) (see Note 1)	Maskable	0FFF2h	9
USCI_A0/B0 Transmit	UCA0TXIFG (see Note 1), UCB0TXIFG (SPI mode) or UCB0RXIFG and UCB0TXIFG (I2C mode) (see Note 1)	Maskable	0FFF0h	8
SD16_A	SD16CCTLx SD16OVIFG, SD16CCTLx SD16IFG (see Notes 1 and 2)	Maskable	0FFEEh	7
Timer_A3	TACCR0 CCIFG (see Note 2)	Maskable	0FFECh	6
Timer_A3	TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2)	Maskable	0FFEAh	5
I/O Port P1 (Eight Flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	Maskable	0FFE8h	4
USCI_A1/B1 Receive	UCA1RXIFG (see Notes 1 and 2), UCB1RXIFG (SPI mode) or UCB1STAT UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG (I2C mode) (see Notes 1 and 2)	Maskable	0FFE6h	3
USCI_A1/B1 Transmit	UCA1TXIFG (see Notes 1 and 2), UCB1TXIFG (SPI mode) or UCB1RXIFG and UCB1TXIFG (I2C mode) (see Notes 1 and 2)	Maskable	0FFE4h	2
I/O Port P2 (Eight Flags)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	Maskable	0FFE2h	1
Basic Timer1	BTIFG	Maskable	0FFE0h	0, lowest

NOTES: 1. Multiple source flags
2. Interrupt flags are located in the module.
3. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable can not disable it.
4. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h–01FFh).

special function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw–0	rw–0			rw–0	rw–0

WDTIE Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.

OFIE Oscillator fault enable

NMIIE (Non)maskable interrupt enable

ACCVIE Flash access violation interrupt enable

Address	7	6	5	4	3	2	1	0
01h	BTIE				UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
	rw–0				rw–0	rw–0	rw–0	rw–0

UCA0RXIE USCI_A0 receive-interrupt enable

UCA0TXIE USCI_A0 transmit-interrupt enable

UCB0RXIE USCI_B0 receive-interrupt enable

UCB0TXIE USCI_B0 transmit-interrupt enable

BTIE Basic timer interrupt enable

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw–0	rw–(0)	rw–(1)	rw–1	rw–(0)

WDTIFG Set on Watchdog Timer overflow (in watchdog mode) or security key violation. Reset on V_{CC} power-up or a reset condition at $\overline{RST}$/NMI pin in reset mode.

OFIFG Flag set on oscillator fault

RSTIFG External reset interrupt flag. Set on a reset condition at $\overline{RST}$/NMI pin in reset mode. Reset on V_{CC} power-up

PORIFG Power-On interrupt flag. Set on V_{CC} power-up.

NMIIFG Set via $\overline{RST}$/NMI pin

Address	7	6	5	4	3	2	1	0
03h	BTIFG				UCB0 TXIFG	UCB0 RXIFG	UCA0 TXIFG	UCA0 RXIFG
	rw–0				rw–1	rw–0	rw–1	rw–0

UCA0RXIFG USCI_A0 receive-interrupt flag

UCA0TXIFG USCI_A0 transmit-interrupt flag

UCB0RXIFG USCI_B0 receive-interrupt flag

UCB0TXIFG USCI_B0 transmit-interrupt flag

BTIFG Basic Timer1 interrupt flag

Legend		
	rw:	Bit can be read and written.
	rw-0,1:	Bit can be read and written. It is Reset or Set by PUC.
	rw-(0,1):	Bit can be read and written. It is Reset or Set by POR.
		SFR bit is not present in device

PRODUCT PREVIEW

memory organization

		MSP430F4783/MSP430F4784	MSP430F4793/MSP430F4794
Memory Main: interrupt vector Main: code memory	Size Flash Flash	48KB 0FFFFh – 0FFE0h 0FFFFh – 04000h	60KB 0FFFFh – 0FFE0h 0FFFFh – 01100h
Information memory	Size Flash	256 Byte 010FFh – 01000h	256 Byte 010FFh – 01000h
Boot memory	Size ROM	1KB 0FFFh – 0C00h	1KB 0FFFh – 0C00h
RAM	Size	2KB 09FFh – 0200h	2.5KB 0BFFh – 0200h
Peripherals	16-bit 8-bit 8-bit SFR	01FFh – 0100h 0FFh – 010h 0Fh – 00h	01FFh – 0100h 0FFh – 010h 0Fh – 00h

bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.

BSL Function	PZ Package Pins
Data Transmit	87 - P1.0
Data Receive	86 - P1.1

flash memory, Flash_A

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0–n.
  Segments A to D are also called *information memory.*
- Segment A contains calibration data. After reset segment A is protected against programming or erasing. It can be unlocked but care should be taken not to erase this segment if the calibration data is required.

PRODUCT PREVIEW

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the *MSP430x4xx Family User's Guide*, literature number SLAU056.

digital I/O

There are nine 8-bit I/O ports implemented—ports P1 through P5 and P7 through P10.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Ports P7/P8 and P9/P10 can be accessed word-wise as ports PA and PB respectively.
- Each I/O has an individually programmable pull–up/pull–down resistor.

oscillator and system clock

The clock system in the MSP430x47xx is supported by the FLL+ module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a 8 MHz high frequency crystal oscillator (XT1) plus a 16 MHz high frequency crystal oscillator (XT2). The FLL+ clock module is designed to meet the requirements of both low system cost and low-power consumption. The FLL+ features a digital frequency locked loop (FLL) hardware which in conjunction with a digital modulator stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μs. The FLL+ module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8.

brownout, supply voltage supervisor

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{CC(min)}$ at that time. The user must insure the default FLL+ settings are not changed until V_{CC} reaches $V_{CC(min)}$. If desired, the SVS circuit can be used to determine when V_{CC} reaches $V_{CC(min)}$.

hardware multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.

WDT+ watchdog timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Universal Serial Communication Interfaces (USCI_A0, USCI_B0, USCI_A1, USCI_B1)

The universal serial communication interface (USCI) module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols like UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 and USCI_A1 provides support for SPI (3 or 4 pin), UART, enhanced UART and IrDA.

USCI_B0 and USCI_B1 provides support for SPI (3 or 4 pin) and I2C.

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_A3 Signal Connections					
Input Pin Number	**Device Input Signal**	**Module Input Name**	**Module Block**	**Module Output Signal**	**Output Pin Number**
82 - P1.5	TACLK	TACLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
82 - P1.5	$\overline{\text{TACLK}}$	INCLK			
87 - P1.0	TA0	CCI0A	CCR0	TA0	87 - P1.0
86 - P1.1	TA0	CCI0B			
	DV_{SS}	GND			
	DV_{CC}	V_{CC}			
85 - P1.2	TA1	CCI1A	CCR1	TA1	85 - P1.2
	CAOUT (internal)	CCI1B			
	DV_{SS}	GND			
	DV_{CC}	V_{CC}			
79 - P2.0	TA2	CCI2A	CCR2	TA2	79 - P2.0
	ACLK (internal)	CCI2B			
	DV_{SS}	GND			
	DV_{CC}	V_{CC}			

PRODUCT PREVIEW

timer_B3

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_B3 Signal Connections					
Input Pin Number	**Device Input Signal**	**Module Input Name**	**Module Block**	**Module Output Signal**	**Output Pin Number**
83 - P1.4	TBCLK	TBCLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
83 - P1.4	$\overline{\text{TBCLK}}$	INCLK			
78 - P2.1	TB0	CCI0A	CCR0	TB0	78 - P2.1
78 - P2.1	TB0	CCI0B			
	DV_{SS}	GND			
	DV_{CC}	V_{CC}			
77 - P2.2	TB1	CCI1A	CCR1	TB1	77 - P2.2
77 - P2.2	TB1	CCI1B			
	DV_{SS}	GND			
	DV_{CC}	V_{CC}			
76 - P2.3	TB2	CCI2A	CCR2	TB2	76 - P2.3
76 - P2.3	TB2	CCI2B			
	DV_{SS}	GND			
	DV_{CC}	V_{CC}			

comparator_A

The primary function of the comparator_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

SD16_A

The SD16_A module integrates in MSP430x47x3 three and in MSP430x47x4 four independent 16-bit Sigma-Delta A/D converters. Each channel is designed with a fully differential analog input pair and programmable gain amplifier input stage. In addition to external analog inputs, an internal V_{CC} sense and temperature sensor are also available.

Basic Timer1

The Basic Timer1 has two independent 8-bit timers which can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. The Basic Timer1 can be used to generate periodic interrupts and clock for the LCD module.

LCD driver with regulated charge pump

The LCD_A driver generates the segment and common signals required to drive an LCD display. The LCD_A controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral. The module can provide a LCD voltage independent of the supply voltage via an integrated charge pump. Furthermore it is possible to control the level of the LCD voltage and thus contrast in software.

peripheral file map

PERIPHERALS WITH WORD ACCESS			
Watchdog	Watchdog timer control	WDTCTL	0120h
Flash_A	Flash control 4	FCTL4	01BEh
	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Timer_B3	Capture/compare register 2	TBCCR2	0196h
	Capture/compare register 1	TBCCR1	0194h
	Capture/compare register 0	TBCCR0	0192h
	Timer_B register	TBR	0190h
	Capture/compare control 2	TBCCTL2	0186h
	Capture/compare control 1	TBCCTL1	0184h
	Capture/compare control 0	TBCCTL0	0182h
	Timer_B control	TBCTL	0180h
	Timer_B interrupt vector	TBIV	011Eh
Timer_A3	Capture/compare register 2	TACCR2	0176h
	Capture/compare register 1	TACCR1	0174h
	Capture/compare register 0	TACCR0	0172h
	Timer_A register	TAR	0170h
	Capture/compare control 2	TACCTL2	0166h
	Capture/compare control 1	TACCTL1	0164h
	Capture/compare control 0	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
32-bit Hardware Multiplier	MPY32 control 0	MPY32CTL0	015Ch
	64-bit result 3 – most significant word	RES3	015Ah
	64-bit result 2	RES2	0158h
	64-bit result 1	RES1	0156h
	64-bit result 0 – least significant word	RES0	0154h
	Second 32-bit operand, high word	OP2H	0152h
	Second 32-bit operand, low word	OP2L	0150h
	Multiply signed + accumulate/ 32-bit operand1, high word	MACS32H	014Eh
	Multiply signed + accumulate/ 32-bit operand1, low word	MACS32L	014Ch
	Multiply + accumulate/ 32-bit operand1, high word	MAC32H	014Ah
	Multiply + accumulate/ 32-bit operand1, low word	MAC32L	0148h
	Multiply signed/32-bit operand1, high word	MPYS32H	0146h
	Multiply signed/32-bit operand1, low word	MPYS32L	0144h
	Multiply unsigned/32-bit operand1, high word	MPY32H	0142h
	Multiply unsigned/32-bit operand1, low word	MPY32L	0140h

PRODUCT PREVIEW

peripheral file map (continued)

PERIPHERALS WITH WORD ACCESS (CONTINUED)			
32-bit Hardware Multiplier	Sum extend	SUMEXT	013Eh
	Result high word	RESHI	013Ch
	Result low word	RESLO	013Ah
	Second operand	OP2	0138h
	Multiply signed + accumulate/operand1	MACS	0136h
	Multiply + accumulate/operand1	MAC	0134h
	Multiply signed/operand1	MPYS	0132h
	Multiply unsigned/operand1	MPY	0130h
USCI_B0 (see also: Peripherals with Byte Access)	USCI_B0 I2C own address	UCB0I2COA	016Ch
	USCI_B0 I2C slave address	UCB0I2CSA	016Eh
USCI_B1 (see also: Peripherals with Byte Access)	USCI_B1 I2C own address	UCB1I2COA	017Ch
	USCI_B1 I2C slave address	UCB1I2CSA	017Eh
SD16_A (see also: Peripherals with Byte Access)	General Control	SD16CTL	0100h
	Channel 0 Control	SD16CCTL0	0102h
	Channel 1 Control	SD16CCTL1	0104h
	Channel 2 Control	SD16CCTL2	0106h
	Channel 3 Control	SD16CCTL3	0108h
	Interrupt vector word register	SD16IV	0110h
	Channel 0 conversion memory	SD16MEM0	0112h
	Channel 1 conversion memory	SD16MEM1	0114h
	Channel 2 conversion memory	SD16MEM2	0116h
	Channel 3 conversion memory	SD16MEM3	0118h
Port PA	Port PA resistor enable	PAREN	014h
	Port PA selection	PASEL	03Eh
	Port PA direction	PADIR	03Ch
	Port PA output	PAOUT	03Ah
	Port PA input	PAIN	038h
Port PB	Port PB resistor enable	PBREN	016h
	Port PB selection	PBSEL	00Eh
	Port PB direction	PBDIR	00Ch
	Port PB output	PBOUT	00Ah
	Port PB input	PBIN	008h

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS			
SD16_A (see also: Peripherals with Word Access)	Channel 0 Input Control	SD16INCTL0	0B0h
	Channel 1 Input Control	SD16INCTL1	0B1h
	Channel 2 Input Control	SD16INCTL2	0B2h
	Channel 3 Input Control	SD16INCTL3	0B3h
	Channel 0 preload	SD16PRE0	0B8h
	Channel 1 preload	SD16PRE1	0B9h
	Channel 2 preload	SD16PRE2	0BAh
	Channel 3 preload	SD16PRE3	0BBh
	Reserved (Internal SD16 Configuration 1)	SD16CONF1	0BFh
LCD_A	LCD Voltage Control 1	LCDAVCTL1	0AFh
	LCD Voltage Control 0	LCDAVCTL0	0AEh
	LCD Voltage Port Control 1	LCDAPCTL1	0ADh
	LCD Voltage Port Control 0	LCDAPCTL0	0ACh
	LCD memory 20	LCDM20	0A4h
	:	:	:
	LCD memory 16	LCDM16	0A0h
	LCD memory 15	LCDM15	09Fh
	:	:	:
	LCD memory 1	LCDM1	091h
	LCD control and mode	LCDACTL	090h
USCI_A0	USCI_A0 transmit buffer	UCA0TXBUF	067h
	USCI_A0 receive buffer	UCA0RXBUF	066h
	USCI_A0 status	UCA0STAT	065h
	USCI_A0 modulation control	UCA0MCTL	064h
	USCI_A0 baud rate control 1	UCA0BR1	063h
	USCI_A0 baud rate control 0	UCA0BR0	062h
	USCI_A0 control 1	UCA0CTL1	061h
	USCI_A0 control 0	UCA0CTL0	060h
	USCI_A0 IrDA receive control	UCA0IRRCTL	05Fh
	USCI_A0 IrDA transmit control	UCA0IRTCTL	05Eh
	USCI_A0 auto baud rate control	UCA0ABCTL	05Dh
USCI_B0	USCI_B0 transmit buffer	UCB0TXBUF	06Fh
	USCI_B0 receive buffer	UCB0RXBUF	06Eh
	USCI_B0 status	UCB0STAT	06Dh
	USCI_B1 I2C interrupt enable	UCB0I2CIE	06Ch
	USCI_B0 bit rate control 1	UCB0BR1	06Bh
	USCI_B0 bit rate control 0	UCB0BR0	06Ah
	USCI_B0 control 1	UCB0CTL1	069h
	USCI_B0 control 0	UCB0CTL0	068h
USCI_A1	USCI_A1 transmit buffer	UCA1TXBUF	0D7h
	USCI_A1 receive buffer	UCA1RXBUF	0D6h
	USCI_A1 status	UCA1STAT	0D5h
	USCI_A1 modulation control	UCA1MCTL	0D4h
	USCI_A1 baud rate control 1	UCA1BR1	0D3h
	USCI_A1 baud rate control 0	UCA1BR0	0D2h
	USCI_A1 control 1	UCA1CTL1	0D1h
	USCI_A1 control 0	UCA1CTL0	0D0h
	USCI_A1 IrDA receive control	UCA1IRRCTL	0CFh
	USCI_A1 IrDA transmit control	UCA1IRTCTL	0CEh
	USCI_A1 auto baud rate control	UCA1ABCTL	0CDh
	USCI_A1 interrupt flag	UC1IFG	007h
	USCI_A1 interrupt enable	UC1IE	006h

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS (CONTINUED)			
USCI_B1	USCI_B1 transmit buffer	UCB1TXBUF	0DFh
	USCI_B1 receive buffer	UCB1RXBUF	0DEh
	USCI_B1 status	UCB1STAT	0DDh
	USCI_B1 I2C interrupt enable	UCB1I2CIE	0DCh
	USCI_B1 bit rate control 1	UCB1BR1	0DBh
	USCI_B1 bit rate control 0	UCB1BR0	0DAh
	USCI_B1 control 1	UCB1CTL1	0D9h
	USCI_B1 control 0	UCB1CTL0	0D8h
	USCI_A1 interrupt flag	UC1IFG	007h
	USCI_A1 interrupt enable	UC1IE	006h
Comparator_A	Comparator_A port disable	CAPD	05Bh
	Comparator_A control2	CACTL2	05Ah
	Comparator_A control1	CACTL1	059h
BrownOUT, SVS	SVS control register (Reset by brownout signal)	SVSCTL	056h
FLL+ Clock	FLL+ Control2	FLL_CTL2	055h
	FLL+ Control1	FLL_CTL1	054h
	FLL+ Control0	FLL_CTL0	053h
	System clock frequency control	SCFQCTL	052h
	System clock frequency integrator	SCFI1	051h
	System clock frequency integrator	SCFI0	050h
Basic Timer1	BT counter2	BTCNT2	047h
	BT counter1	BTCNT1	046h
	BT control	BTCTL	040h
Port P10	Port P10 resistor enable	P10REN	017h
	Port P10 selection	P10SEL	00Fh
	Port P10 direction	P10DIR	00Dh
	Port P10 output	P10OUT	00Bh
	Port P10 input	P10IN	009h
Port P9	Port P9 resistor enable	P9REN	016h
	Port P9 selection	P9SEL	00Eh
	Port P9 direction	P9DIR	00Ch
	Port P9 output	P9OUT	00Ah
	Port P9 input	P9IN	008h
Port P8	Port P8 resistor enable	P8REN	015h
	Port P8 selection	P8SEL	03Fh
	Port P8 direction	P8DIR	03Dh
	Port P8 output	P8OUT	03Bh
	Port P8 input	P8IN	039h
Port P7	Port P7 resistor enable	P7REN	014h
	Port P7 selection	P7SEL	03Eh
	Port P7 direction	P7DIR	03Ch
	Port P7 output	P7OUT	03Ah
	Port P7 input	P7IN	038h

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS (CONTINUED)			
Port P5	Port P5 resistor enable	P5REN	012h
	Port P5 selection	P5SEL	033h
	Port P5 direction	P5DIR	032h
	Port P5 output	P5OUT	031h
	Port P5 input	P5IN	030h
Port P4	Port P4 resistor enable	P4REN	011h
	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 resistor enable	P3REN	010h
	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt-edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special functions	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

APPLICATION INFORMATION

Port P1, P1.0 to P1.5, input/output with Schmitt-trigger



Port P1 (P1.0 to P1.5) pin functions

PIN NAME (P1.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P1DIR.x	P1SEL.x	CAPD.x
P1.0/TA0	0	P1.0 (I/O)	I: 0; O: 1	0	0
		Timer_A3.CCI0A	0	1	0
		Timer_A3.TA0	1	1	0
		Input buffer disabled (see Note 2)	X	X	1
P1.1/TA0/MCLK	1	P1.1 (I/O)	I: 0; O: 1	0	0
		Timer_A3.CCI0B	0	1	0
		MCLK	1	1	0
		Input buffer disabled (see Note 2)	X	X	1
P1.2/TA1	2	P1.2 (I/O)	I: 0; O: 1	0	0
		Timer_A3.CCI1A	0	1	0
		Timer_A3.TA1	1	1	0
		Input buffer disabled (see Note 2)	X	X	1
P1.3/ TBOUTH/SVSOUT	3	P1.3 (I/O)	I: 0; O: 1	0	0
		Timer_B7.TBOUTH	0	1	0
		SVSOUT	1	1	0
		Input buffer disabled (see Note 2)	X	X	1
P1.4/TBCLK/SMCLK	4	P1.4 (I/O)	I: 0; O: 1	0	0
		Timer_B7.TBCLK	0	1	0
		SMCLK	1	1	0
		Input buffer disabled (see Note 2)	X	X	1
P1.5/TACLK/ACLK	5	P1.5 (I/O)	I: 0; O: 1	0	0
		Timer_A3.TACLK	0	1	0
		ACLK	1	1	0
		Input buffer disabled (see Note 2)	X	X	1

NOTES: 1. X: Don't care.
2. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.

Port P1, P1.6, P1.7, input/output with Schmitt-trigger



Port P1 (P1.6 and P1.7) pin functions

PIN NAME (P1.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P1DIR.x	P1SEL.x	CAPD.x
P1.6/CA0	6	P1.6 (I/O)	I: 0; O: 1	0	0
		CA0 (see Note 2)	X	X	1
P1.7/CA1	7	P1.7 (I/O)	I: 0; O: 1	0	0
		CA1 (see Note 2)	X	X	1

NOTES: 1. X: Don't care.
2. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.

port P2, P2.0, P2.6 to P2.7, input/output with Schmitt-trigger



Port P2 (P2.0, P2.6 and P2.7) pin functions

PIN NAME (P2.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P2DIR.x	P2SEL.x
P2.0/TA2	0	P2.0 (I/O)	I: 0; O: 1	0
		Timer_A3.CCI2A	0	1
		Timer_A3.TA2	1	1
P2.6/CAOUT	6	P2.6 (I/O)	I: 0; O: 1	0
		N/A	0	1
		CAOUT	1	1
P2.7	7	P2.7 (I/O)	I: 0; O: 1	0
		N/A	0	1
		DVSS	1	1

NOTES: 1. N/A: Not available or not applicable
2. Setting TBOUTH causes all Timer_B outputs to be set to high impedance.

PRODUCT PREVIEW

port P2, P2.1 to P2.3, input/output with Schmitt-trigger



Port P2 (P2.1 to P2.3) pin functions

PIN NAME (P2.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P2DIR.x	P2SEL.x
P2.1/TB0	1	P2.1 (I/O)	I: 0; O: 1	0
		Timer_B7.CCI0A and Timer_B7.CCI0B	0	1
		Timer_B7.TB0 (see Note 2)	1	1
P2.2/TB1	2	P2.2 (I/O)	I: 0; O: 1	0
		Timer_B7.CCI1A and Timer_B7.CCI1B	0	1
		Timer_B7.TB1 (see Note 2)	1	1
P2.3/TB3	3	P2.3 (I/O)	I: 0; O: 1	0
		Timer_B7.CCI2A and Timer_B7.CCI2B	0	1
		Timer_B7.TB3 (see Note 2)	1	1

NOTES: 1. N/A: Not available or not applicable
2. Setting TBOUTH causes all Timer_B outputs to be set to high impedance.

port P2, P2.4 to P2.5, input/output with Schmitt-trigger



Port P2 (P2.4 and P2.5) pin functions

PIN NAME (P2.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P2DIR.x	P2SEL.x
P2.4/ UCA0TXD/UCA0SIMO	4	P2.4 (I/O)	I: 0; O: 1	0
		UCA0TXD/UCA0SIMO (see Note 1, 2)	X	1
P2.5/ UCA0RXD/UCA0SOMI	5	P2.5 (I/O)	I: 0; O: 1	0
		UCA0RXD/UCA0SOMI (see Note 1, 2)	X	1

NOTES: 1. X: Don't care.
2. The pin direction is controlled by the USCI module.

PRODUCT PREVIEW

port P3, P3.0 to P3.3, input/output with Schmitt-trigger



Port P3 (P3.0 to P3.3) pin functions

PIN NAME (P3.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P3DIR.x	P3SEL.x
P3.0/ UCA0CLK/UCB0STE	0	P3.0 (I/O)	I: 0; O: 1	0
		UCA0CLK/UCB0STE (see Notes 1, 2, 3)	X	1
P3.1/ UCB0SIMO/ UCB0SDA	1	P3.1 (I/O)	I: 0; O: 1	0
		UCB0SIMO/UCB0SDA (see Notes 1, 2, 4)	X	1
P3.2/ UCB0SOMI/ UCB0SCL	2	P3.2 (I/O)	I: 0; O: 1	0
		UCB0SOMI/UCB0SCL (see Notes 1, 2, 4)	X	1
P3.3/ UCB0CLK/UCA0STE	3	P3.3 (I/O)	I: 0; O: 1	0
		UCB0CLK (see Notes 1, 2, 5)	X	1

NOTES: 1. X: Don't care.
2. The pin direction is controlled by the USCI module.
3. UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output USCI_B0 will be forced to 3-wire SPI mode even if 4-wire SPI mode is selected.
4. In case the I2C functionality is selected the output drives only the logical 0 to V_{SS} level.
5. UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output USCI_A0 will be forced to 3-wire SPI mode even if 4-wire SPI mode is selected.

port P3, P3.4 to P3.7, input/output with Schmitt-trigger



Port P3 (P3.4 to P3.7) pin functions

PIN NAME (P3.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P3DIR.x	P3SEL.x
P3.4	4	P3.4 (I/O)	I: 0; O: 1	0
		N/A	0	1
		DVSS	1	1
P3.5	5	P3.5 (I/O)	I: 0; O: 1	0
		N/A	0	1
		DVSS	1	1
P3.6	6	P3.6 (I/O)	I: 0; O: 1	0
		N/A	0	1
		DVSS	1	1
P3.7	7	P3.7 (I/O)	I: 0; O: 1	0
		N/A	0	1
		DVSS	1	1

PRODUCT PREVIEW

port P4, P4.0 to P4.1, input/output with Schmitt-trigger



Port P4 (P4.0 to P4.1) pin functions

PIN NAME (P4.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P4DIR.x	P4SEL.x
P4.0/ UCA1TXD/UCA1SIMO	0	P4.0 (I/O)	I: 0; O: 1	0
		UCA1TXD/UCA1SIMO (see Notes 1, 2)	X	1
P4.1/ UCA1RXD/UCA1SOMI	1	P4.1 (I/O)	I: 0; O: 1	0
		UCA1RXD/UCA1SOMI (see Notes 1, 2)	X	1

NOTES: 1. X: Don't care.
2. The pin direction is controlled by the USCI module.

port P4, P4.2 to P4.5, input/output with Schmitt-trigger



Port P4 (P4.2 to P4.5) pin functions

PIN NAME (P4.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P4DIR.x	P4SEL.x	LCDS36
P4.2/ UCA1CLK/UCB1STE/ S39	2	P4.2 (I/O)	I: 0; O: 1	0	0
		UCA1CLK/UCB1STE (see Notes 2, 3)	X	1	0
		S39	X	X	1
P4.3/ UCB1SIMO/UCB1SDA/ S38	3	P4.3 (I/O)	I: 0; O: 1	0	0
		UCB1SIMO/UCB1SDA (see Notes 2, 4)	X	1	0
		S38	X	X	1
P4.4/ UCB1SOMI/UCB1SCL/ S37	4	P4.4 (I/O)	I: 0; O: 1	0	0
		UCB1SOMI/UCB1SCL (see Notes 2, 4)	X	1	0
		S37	X	X	1
P4.5/ UCB1CLK/UCA1STE/ S36	5	P4.5 (I/O)	I: 0; O: 1	0	0
		UCB1CLK/UCA1STE (see Notes 2, 5)	X	1	0
		S36	X	X	1

NOTES: 1. X: Don't care.
2. The pin direction is controlled by the USCI module.
3. UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output USCI_B1 will be forced to 3-wire SPI mode even if 4-wire SPI mode is selected.
4. In case the I2C functionality is selected the output drives only the logical 0 to V_{SS} level.
5. UCB1CLK function takes precedence over UCA1STE function. If the pin is required as UCB1CLK input or output USCI_A1 will be forced to 3-wire SPI mode even if 4-wire SPI mode is selected.

port P4, P4.6 to P4.7, input/output with Schmitt-trigger



Port P4 (P4.6 to P4.7) pin functions

PIN NAME (P4.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P4DIR.x	P4SEL.x	LCDS32
P4.6/S35	6	P4.6 (I/O)	I: 0; O: 1	0	0
		S35	X	X	1
P4.7/S34	7	P4.7 (I/O)	I: 0; O: 1	0	0
		S34	X	X	1

NOTES: 1. X: Don't care.

port P5, P5.0, input/output with Schmitt-trigger



Port P5 (P5.0) pin functions

PIN NAME (P5.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P5DIR.x	P5SEL.x
P5.0/SVSIN	0	P5.0 (I/O) (see Note 1)	I: 0; O: 1	0
		SVSIN (see Notes 1, 3)	X	1

NOTES: 1. X: Don't care.
2. N/A: Not available or not applicable.
3. Setting the P5SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

PRODUCT PREVIEW

port P5, P5.1, input/output with Schmitt-trigger



Port P5 (P5.1) pin functions

PIN NAME (P5.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P5DIR.x	P5SEL.x	LCDS0
P5.1/S0	1	P5.1 (I/O)	I: 0; O: 1	0	0
		N/A	0	1	0
		DVSS	1	1	0
		S0	X	X	1

NOTES: 1. X: Don't care.
2. N/A: Not available or not applicable.

port P5, P5.2 to P5.7, input/output with Schmitt-trigger



Port P5 (P5.2 to P5.4) pin functions

PIN NAME (P5.X)	X	FUNCTION	CONTROL BITS / SIGNALS	
			P5DIR.x	P5SEL.x
P5.2/COM1	2	P5.2 (I/O)	I: 0; O: 1	0
		COM1 (see Note 2)	X	1
P5.3/COM2	3	P5.3 (I/O)	I: 0; O: 1	0
		COM2 (see Note 2)	X	1
P5.4/COM3	4	P5.4 (I/O)	I: 0; O: 1	0
		COM3 (see Note 2)	X	1
P5.5/R03	5	P5.5 (I/O)	I: 0; O: 1	0
		R03 (see Note 2)	X	1
P5.6/LCDREF/R13	6	P5.6 (I/O)	I: 0; O: 1	0
		R13 or LCDREF (see Notes 2, 3)	X	1
P5.7/R03	7	P5.7 (I/O)	I: 0; O: 1	0
		R03 (see Note 2)	X	1

NOTES: 1. X: Don't care.
2. Setting the P5SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
3. External reference for the LCD_A charge pump is applied when VLCDREFx = 01. Otherwise R13 is selected.

port P7 to port P10, input/output with Schmitt-trigger



Port P7 (P7.0 to P7.1) pin functions

PIN NAME (P7.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P7DIR.x	P7SEL.x	LCDS32
P7.0/S33	0	P7.0 (I/O)	I: 0; O: 1	0	0
		S33	X	X	1
P7.1/S32	1	P7.1 (I/O)	I: 0; O: 1	0	0
		S32	X	X	1

NOTES: 1. X: Don't care.

Port P7 (P7.4 to P7.5) pin functions

PIN NAME (P7.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P7DIR.x	P7SEL.x	LCDS28
P7.2/S31	2	P7.2 (I/O)	I: 0; O: 1	0	0
		S31	X	X	1
P7.3/S30	3	P7.3 (I/O)	I: 0; O: 1	0	0
		S30	X	X	1
P7.4/S29	4	P7.4 (I/O)	I: 0; O: 1	0	0
		S29	X	X	1
P7.5/S28	5	P7.5 (I/O)	I: 0; O: 1	0	0
		S28	X	X	1

NOTES: 1. X: Don't care.

Port P7 (P7.6 to P7.7) pin functions

PIN NAME (P7.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P7DIR.x	P7SEL.x	LCDS24
P7.6/S27	6	P7.6 (I/O)	I: 0; O: 1	0	0
		S27	X	X	1
P7.7/S26	7	P7.7 (I/O)	I: 0; O: 1	0	0
		S26	X	X	1

NOTES: 1. X: Don't care.

Port P8 (P8.0 to P8.1) pin functions

PIN NAME (P8.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P8DIR.x	P8SEL.x	LCDS24
P8.0/S25	0	P8.0 (I/O)	I: 0; O: 1	0	0
		S25	X	X	1
P8.1/S24	1	P8.0 (I/O)	I: 0; O: 1	0	0
		S24	X	X	1

NOTES: 1. X: Don't care.

Port P8 (P8.2 to P8.5) pin functions

PIN NAME (P8.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P8DIR.x	P8SEL.x	LCDS20
P8.2/S23	2	P8.2 (I/O)	I: 0; O: 1	0	0
		S23	X	X	1
P8.3/S22	3	P8.3 (I/O)	I: 0; O: 1	0	0
		S22	X	X	1
P8.4/S21	4	P8.4 (I/O)	I: 0; O: 1	0	0
		S21	X	X	1
P8.5/S20	5	P8.5 (I/O)	I: 0; O: 1	0	0
		S23	X	X	1

NOTES: 1. X: Don't care.

Port P8 (P8.6 to P8.7) pin functions

PIN NAME (P8.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P8DIR.x	P8SEL.x	LCDS16
P8.6/S19	6	P8.6 (I/O)	I: 0; O: 1	0	0
		S19	X	X	1
P8.7/S18	7	P8.7 (I/O)	I: 0; O: 1	0	0
		S18	X	X	1

NOTES: 1. X: Don't care.

Port P9 (P9.0 to P9.1) pin functions

PIN NAME (P9.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P9DIR.x	P9SEL.x	LCDS16
P9.0/S17	0	P9.0 (I/O)	I: 0; O: 1	0	0
		S17 (see Note 1)	X	X	1
P9.1/S16	1	P9.1 (I/O)	I: 0; O: 1	0	0
		S16 (see Note 1)	X	X	1

NOTES: 1. X: Don't care.

Port P9 (P9.2 to P9.5) pin functions

PIN NAME (P9.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P9DIR.x	P9SEL.x	LCDS12
P9.2/S15	2	P9.2 (I/O)	I: 0; O: 1	0	0
		S15	X	X	1
P9.3/S14	3	P9.3 (I/O)	I: 0; O: 1	0	0
		S14	X	X	1
P9.4/S13	4	P9.4 (I/O)	I: 0; O: 1	0	0
		S13	X	X	1
P9.5/S12	5	P9.5 (I/O)	I: 0; O: 1	0	0
		S12	X	X	1

NOTES: 1. X: Don't care.

Port P9 (P9.6 to P9.7) pin functions

PIN NAME (P9.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P9DIR.x	P9SEL.x	LCDS8
P9.6/S11	6	P9.6 (I/O)	I: 0; O: 1	0	0
		S11	X	X	1
P9.7/S10	7	P9.7 (I/O)	I: 0; O: 1	0	0
		S10	X	X	1

NOTES: 1. X: Don't care.

PRODUCT PREVIEW

Port P10 (P10.0 to P10.1) pin functions

PIN NAME (P10.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P10DIR.x	P10SEL.x	LCDS8
P10.0/S8	0	P10.0 (I/O)	I: 0; O: 1	0	0
		S8	X	X	1
P10.1/S7	1	P10.1 (I/O)	I: 0; O: 1	0	0
		S7	X	X	1

NOTES: 1. X: Don't care.

Port P10 (P10.2 to P10.5) pin functions

PIN NAME (P10.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P10DIR.x	P10SEL.x	LCDS4
P10.2/S7	2	P10.2 (I/O)	I: 0; O: 1	0	0
		S7	X	X	1
P10.3/S6	3	P10.3 (I/O)	I: 0; O: 1	0	0
		S6	X	X	1
P10.4/S5	4	P10.4 (I/O)	I: 0; O: 1	0	0
		S5	X	X	1
P10.5/S4	5	P10.5 (I/O)	I: 0; O: 1	0	0
		S4	X	X	1

NOTES: 1. X: Don't care.

Port P10 (P10.6 to P10.7) pin functions

PIN NAME (P10.X)	X	FUNCTION	CONTROL BITS / SIGNALS		
			P10DIR.x	P10SEL.x	LCDS0
P10.6/S3	6	P10.6 (I/O)	I: 0; O: 1	0	0
		S3	X	X	1
P10.7/S2	7	P10.7 (I/O)	I: 0; O: 1	0	0
		S2	X	X	1

NOTES: 1. X: Don't care.

JTAG pins TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt-trigger or output



JTAG fuse check mode

MSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current ($I_{(TF)}$) of 1 mA at 3 V can flow from the TDI/TCLK pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see Figure 1). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition). The JTAG pins are terminated internally and therefore do not require external termination.



Figure 1. Fuse Check Mode Current MSP430x47x3, MSP430x47x4

Data Sheet Revision History

Literature Number	Summary
SLAS545	Preliminary PRODUCT PREVIEW datasheet release.

NOTE: The referring page and figure numbers are referred to the respective document revision.

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
MSP430F4783IPZ	PREVIEW	LQFP	PZ	100	50	TBD	Call TI	Call TI
MSP430F4784IPZ	PREVIEW	LQFP	PZ	100	50	TBD	Call TI	Call TI
MSP430F4793IPZ	PREVIEW	LQFP	PZ	100	50	TBD	Call TI	Call TI
MSP430F4794IPZ	PREVIEW	LQFP	PZ	100	50	TBD	Call TI	Call TI

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996

PZ (S-PQFP-G100) **PLASTIC QUAD FLATPACK**



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265